{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,8,23]],"date-time":"2025-08-23T00:07:54Z","timestamp":1755907674223,"version":"3.44.0"},"publisher-location":"New York, NY, USA","reference-count":14,"publisher":"ACM","license":[{"start":{"date-parts":[[2024,5,24]],"date-time":"2024-05-24T00:00:00Z","timestamp":1716508800000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/www.acm.org\/publications\/policies\/copyright_policy#Background"}],"funder":[{"name":"National Natural Science Foundation of China","award":["62332021, 62304257"],"award-info":[{"award-number":["62332021, 62304257"]}]},{"name":"Open Research Project of the National Laboratory for High Performance Computing at the National University of Defense Technology","award":["202201-13"],"award-info":[{"award-number":["202201-13"]}]},{"name":"National Key R&D Program","award":["2022YFB4500304"],"award-info":[{"award-number":["2022YFB4500304"]}]}],"content-domain":{"domain":["dl.acm.org"],"crossmark-restriction":true},"short-container-title":[],"published-print":{"date-parts":[[2024,5,24]]},"DOI":"10.1145\/3670105.3670107","type":"proceedings-article","created":{"date-parts":[[2024,7,29]],"date-time":"2024-07-29T18:29:36Z","timestamp":1722277776000},"page":"7-12","update-policy":"https:\/\/doi.org\/10.1145\/crossmark-policy","source":"Crossref","is-referenced-by-count":0,"title":["Architectural Design of High-Capacity Cache Based on MRAM Technology"],"prefix":"10.1145","author":[{"ORCID":"https:\/\/orcid.org\/0009-0002-3719-119X","authenticated-orcid":false,"given":"Yifan","family":"Yang","sequence":"first","affiliation":[{"name":"National University of Defense Technology, China"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"ORCID":"https:\/\/orcid.org\/0000-0001-9156-0449","authenticated-orcid":false,"given":"Wentao","family":"Hong","sequence":"additional","affiliation":[{"name":"National University of Defense Technology, China"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"ORCID":"https:\/\/orcid.org\/0009-0008-8447-6810","authenticated-orcid":false,"given":"Zhuang","family":"Ma","sequence":"additional","affiliation":[{"name":"National University of Defense Technology, China"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"ORCID":"https:\/\/orcid.org\/0000-0003-4439-7436","authenticated-orcid":false,"given":"Lizhou","family":"Wu","sequence":"additional","affiliation":[{"name":"National University of Defense Technology, China"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"ORCID":"https:\/\/orcid.org\/0000-0002-5609-3571","authenticated-orcid":false,"given":"Yang","family":"Ou","sequence":"additional","affiliation":[{"name":"National University of Defense Technology, China"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"ORCID":"https:\/\/orcid.org\/0009-0008-4688-5947","authenticated-orcid":false,"given":"Jie","family":"Shen","sequence":"additional","affiliation":[{"name":"National University of Defense Technology, China"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"ORCID":"https:\/\/orcid.org\/0000-0002-2166-977X","authenticated-orcid":false,"given":"Nong","family":"Xiao","sequence":"additional","affiliation":[{"name":"National University of Defense Technology, China"}],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"320","published-online":{"date-parts":[[2024,7,29]]},"reference":[{"key":"e_1_3_2_1_1_1","doi-asserted-by":"publisher","DOI":"10.1145\/3614214.3614218"},{"key":"e_1_3_2_1_2_1","volume-title":"Computer Systems Science & Engineering","author":"Liu Y","year":"2021","unstructured":"Liu Y, Zhao S, Chen W, NVM Storage in IoT Devices: Opportunities and Challenges[J]. Computer Systems Science & Engineering, 2021, 38(3)."},{"key":"e_1_3_2_1_3_1","volume-title":"Power-performance co-optimization of throughput core architecture using resistive memory[C]\/\/2013 IEEE 19th International Symposium on High Performance Computer Architecture (HPCA)","author":"Goswami N","year":"2013","unstructured":"Goswami N, Cao B, Li T. Power-performance co-optimization of throughput core architecture using resistive memory[C]\/\/2013 IEEE 19th International Symposium on High Performance Computer Architecture (HPCA). IEEE, 2013: 342-353."},{"key":"e_1_3_2_1_4_1","doi-asserted-by":"publisher","DOI":"10.3390\/jlpea4030214"},{"key":"e_1_3_2_1_5_1","doi-asserted-by":"publisher","DOI":"10.1109\/DSIT55514.2022.9943868"},{"key":"e_1_3_2_1_6_1","doi-asserted-by":"publisher","DOI":"10.1109\/TED.2022.3140407"},{"key":"e_1_3_2_1_7_1","volume-title":"First demonstration of field-free perpendicular SOT-MRAM for ultrafast and high-density embedded memories[C]\/\/2022 International Electron Devices Meeting (IEDM)","author":"Cai K","year":"2022","unstructured":"Cai K, Talmelli G, Fan K, First demonstration of field-free perpendicular SOT-MRAM for ultrafast and high-density embedded memories[C]\/\/2022 International Electron Devices Meeting (IEDM). IEEE, 2022: 36.2. 1-36.2. 4."},{"issue":"04","key":"e_1_3_2_1_8_1","first-page":"2050027","article-title":"Comparative analysis of spintronic memories for low power on-chip caches[C]\/\/Spin","volume":"10","author":"Singh I","year":"2020","unstructured":"Singh I, Raj B, Khosla M, Comparative analysis of spintronic memories for low power on-chip caches[C]\/\/Spin. World Scientific Publishing Company, 2020, 10(04): 2050027.","journal-title":"World Scientific Publishing Company"},{"key":"e_1_3_2_1_9_1","doi-asserted-by":"publisher","DOI":"10.1016\/j.jmmm.2022.169161"},{"key":"e_1_3_2_1_10_1","doi-asserted-by":"publisher","DOI":"10.1088\/0022-3727\/46\/7\/074001"},{"key":"e_1_3_2_1_11_1","volume-title":"Manufacturable 300mm platform solution for field-free switching SOT-MRAM[C]\/\/2019 Symposium on VLSI Circuits","author":"Garello K","year":"2019","unstructured":"Garello K, Yasin F, Hody H, Manufacturable 300mm platform solution for field-free switching SOT-MRAM[C]\/\/2019 Symposium on VLSI Circuits. IEEE, 2019: T194-T195."},{"key":"e_1_3_2_1_12_1","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2012.2185930"},{"key":"e_1_3_2_1_13_1","volume-title":"The gem5 simulator[J]. ACM SIGARCH computer architecture news","author":"Binkert N","year":"2011","unstructured":"Binkert N, Beckmann B, Black G, The gem5 simulator[J]. ACM SIGARCH computer architecture news, 2011, 39(2): 1-7."},{"key":"e_1_3_2_1_14_1","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2015.2391254"}],"event":{"name":"CNIOT 2024: 2024 5th International Conference on Computing, Networks and Internet of Things","acronym":"CNIOT 2024","location":"Tokyo Japan"},"container-title":["Proceedings of the 2024 5th International Conference on Computing, Networks and Internet of Things"],"original-title":[],"link":[{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/3670105.3670107","content-type":"unspecified","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/dl.acm.org\/doi\/pdf\/10.1145\/3670105.3670107","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,8,22]],"date-time":"2025-08-22T15:50:53Z","timestamp":1755877853000},"score":1,"resource":{"primary":{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/3670105.3670107"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2024,5,24]]},"references-count":14,"alternative-id":["10.1145\/3670105.3670107","10.1145\/3670105"],"URL":"https:\/\/doi.org\/10.1145\/3670105.3670107","relation":{},"subject":[],"published":{"date-parts":[[2024,5,24]]},"assertion":[{"value":"2024-07-29","order":3,"name":"published","label":"Published","group":{"name":"publication_history","label":"Publication History"}}]}}