{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,8,23]],"date-time":"2025-08-23T00:07:51Z","timestamp":1755907671498,"version":"3.44.0"},"publisher-location":"New York, NY, USA","reference-count":7,"publisher":"ACM","license":[{"start":{"date-parts":[[2024,5,24]],"date-time":"2024-05-24T00:00:00Z","timestamp":1716508800000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/www.acm.org\/publications\/policies\/copyright_policy#Background"}],"content-domain":{"domain":["dl.acm.org"],"crossmark-restriction":true},"short-container-title":[],"published-print":{"date-parts":[[2024,5,24]]},"DOI":"10.1145\/3670105.3670193","type":"proceedings-article","created":{"date-parts":[[2024,7,29]],"date-time":"2024-07-29T18:29:36Z","timestamp":1722277776000},"page":"502-506","update-policy":"https:\/\/doi.org\/10.1145\/crossmark-policy","source":"Crossref","is-referenced-by-count":0,"title":["An 8 GHz Semi-Digital DLL for CDR in High Speed SerDes Receivers"],"prefix":"10.1145","author":[{"ORCID":"https:\/\/orcid.org\/0000-0002-0886-7202","authenticated-orcid":false,"given":"Yi","family":"Ding","sequence":"first","affiliation":[{"name":"Chongqing GigaChip Technology Co.Ltd, China"}]},{"ORCID":"https:\/\/orcid.org\/0009-0004-9843-5340","authenticated-orcid":false,"given":"Jiandong","family":"Zang","sequence":"additional","affiliation":[{"name":"Chongqing GigaChip Technology Co.Ltd, China"}]},{"ORCID":"https:\/\/orcid.org\/0009-0002-9291-0150","authenticated-orcid":false,"given":"Jun","family":"Liu","sequence":"additional","affiliation":[{"name":"Sichuan Institute of Solid-state Circuits, China"}]}],"member":"320","published-online":{"date-parts":[[2024,7,29]]},"reference":[{"key":"e_1_3_2_1_1_1","doi-asserted-by":"publisher","DOI":"10.1109\/4.340422"},{"key":"e_1_3_2_1_2_1","first-page":"31","volume-title":"Proc. IEEE Int. Symp. on Circuits and Systems","volume":"4","author":"Kim B.","year":"1994","unstructured":"B. Kim, T. Weigandt, and P. Gray, PLL\/DLL system noise analysis for low jitter clock synthesizer design, in Proc. IEEE Int. Symp. on Circuits and Systems, vol. 4, pp. 31-35, May 1994."},{"key":"e_1_3_2_1_3_1","doi-asserted-by":"publisher","DOI":"10.1109\/4.5947"},{"key":"e_1_3_2_1_4_1","doi-asserted-by":"publisher","DOI":"10.1109\/4.641688"},{"key":"e_1_3_2_1_5_1","first-page":"76","volume-title":"Proc. IEEE Custom Integrated Circuits Conf.","author":"R. Kreienkampet","year":"2003","unstructured":"R. Kreienkampet al., A 10-Gb\/s CMOS clock and data recovery circuit with an analog phase interpolator, in Proc. IEEE Custom Integrated Circuits Conf., pp. 73\u201376, Sept. 2003."},{"key":"e_1_3_2_1_6_1","doi-asserted-by":"publisher","DOI":"10.1007\/978-1-4419-0261-0"},{"key":"e_1_3_2_1_7_1","doi-asserted-by":"publisher","DOI":"10.1109\/4.859501"}],"event":{"name":"CNIOT 2024: 2024 5th International Conference on Computing, Networks and Internet of Things","acronym":"CNIOT 2024","location":"Tokyo Japan"},"container-title":["Proceedings of the 2024 5th International Conference on Computing, Networks and Internet of Things"],"original-title":[],"link":[{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/3670105.3670193","content-type":"unspecified","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/dl.acm.org\/doi\/pdf\/10.1145\/3670105.3670193","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,8,22]],"date-time":"2025-08-22T15:50:44Z","timestamp":1755877844000},"score":1,"resource":{"primary":{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/3670105.3670193"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2024,5,24]]},"references-count":7,"alternative-id":["10.1145\/3670105.3670193","10.1145\/3670105"],"URL":"https:\/\/doi.org\/10.1145\/3670105.3670193","relation":{},"subject":[],"published":{"date-parts":[[2024,5,24]]},"assertion":[{"value":"2024-07-29","order":3,"name":"published","label":"Published","group":{"name":"publication_history","label":"Publication History"}}]}}