{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,2,19]],"date-time":"2026-02-19T02:14:45Z","timestamp":1771467285543,"version":"3.50.1"},"publisher-location":"New York, NY, USA","reference-count":27,"publisher":"ACM","license":[{"start":{"date-parts":[[2024,9,9]],"date-time":"2024-09-09T00:00:00Z","timestamp":1725840000000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/creativecommons.org\/licenses\/by-nc-sa\/4.0\/"}],"content-domain":{"domain":["dl.acm.org"],"crossmark-restriction":true},"short-container-title":[],"published-print":{"date-parts":[[2024,9,9]]},"DOI":"10.1145\/3670474.3685957","type":"proceedings-article","created":{"date-parts":[[2024,9,3]],"date-time":"2024-09-03T06:22:27Z","timestamp":1725344547000},"page":"1-7","update-policy":"https:\/\/doi.org\/10.1145\/crossmark-policy","source":"Crossref","is-referenced-by-count":3,"title":["TA3D: Timing-Aware 3D IC Partitioning and Placement by Optimizing the Critical Path"],"prefix":"10.1145","author":[{"ORCID":"https:\/\/orcid.org\/0009-0005-2492-3306","authenticated-orcid":false,"given":"Donggyu","family":"Kim","sequence":"first","affiliation":[{"name":"Department of Electrical Engineering, Pohang University of Science and Technology, Pohang, Republic of Korea"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"ORCID":"https:\/\/orcid.org\/0009-0006-3725-6845","authenticated-orcid":false,"given":"Minjae","family":"Kim","sequence":"additional","affiliation":[{"name":"Baum Design Systems Co., Seoul, Republic of Korea"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"ORCID":"https:\/\/orcid.org\/0009-0007-4756-6051","authenticated-orcid":false,"given":"Junseok","family":"Hur","sequence":"additional","affiliation":[{"name":"Department of Electrical Engineering, Pohang University of Science and Technology, Pohang, Republic of Korea"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"ORCID":"https:\/\/orcid.org\/0009-0004-0010-9863","authenticated-orcid":false,"given":"Jakang","family":"Lee","sequence":"additional","affiliation":[{"name":"Department of Electrical Engineering, Pohang University of Science and Technology, Pohang, Republic of Korea"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"ORCID":"https:\/\/orcid.org\/0009-0005-1651-6815","authenticated-orcid":false,"given":"Jinoh","family":"Cho","sequence":"additional","affiliation":[{"name":"Department of Electrical Engineering, Pohang University of Science and Technology, Pohang, Republic of Korea"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"ORCID":"https:\/\/orcid.org\/0000-0003-3015-1806","authenticated-orcid":false,"given":"Seokhyeong","family":"Kang","sequence":"additional","affiliation":[{"name":"Department of Electrical Engineering, Pohang University of Science and Technology, Pohang, Republic of Korea"}],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"320","published-online":{"date-parts":[[2024,9,9]]},"reference":[{"key":"e_1_3_2_1_1_1","doi-asserted-by":"publisher","DOI":"10.1145\/3508352.3561108"},{"issue":"3","key":"e_1_3_2_1_2_1","first-page":"399","article-title":"Recent advances and trends in Cu-Cu hybrid bonding","volume":"13","author":"Lau John H","year":"2023","unstructured":"Lau, John H, \"Recent advances and trends in Cu-Cu hybrid bonding,\" In IEEE TCPMT, vol. 13, no. 3, pp. 399--425, 2023.","journal-title":"IEEE TCPMT"},{"key":"e_1_3_2_1_3_1","doi-asserted-by":"publisher","DOI":"10.1109\/LED.2006.873424"},{"key":"e_1_3_2_1_4_1","doi-asserted-by":"publisher","DOI":"10.1109\/MDAT.2016.2544837"},{"key":"e_1_3_2_1_5_1","first-page":"32","volume-title":"IEDM","author":"Beyne Eric","year":"2017","unstructured":"Beyne, Eric, et al., \"Scalable, sub 2μm pitch, Cu\/SiCN to Cu\/SiCN hybrid wafer-to-wafer bonding technology,\" In Proc. IEDM, pp. 32--4, 2017."},{"key":"e_1_3_2_1_6_1","first-page":"418","article-title":"Sub lμm pitch, Pitch Achievement for Cu\/SiO 2 Hybrid Bonding","author":"Ayoub Bassel","year":"2022","unstructured":"Ayoub, Bassel et al., \"Sub lμm pitch, Pitch Achievement for Cu\/SiO 2 Hybrid Bonding,\" In Proc. EPT, pp. 418--424, 2022.","journal-title":"Proc. EPT"},{"issue":"1","key":"e_1_3_2_1_7_1","first-page":"119","article-title":"TSV minimization for circuit---partitioned 3D SoC test wrapper design","volume":"28","author":"Cheng Yuan-Qing","year":"2013","unstructured":"Cheng, Yuan-Qing et al., \"TSV minimization for circuit---partitioned 3D SoC test wrapper design,\" In JCS&T, vol. 28, no. 1, pp. 119--128, 2013.","journal-title":"JCS&T"},{"key":"e_1_3_2_1_8_1","first-page":"613","volume-title":"ISVLSI","author":"Banerjee","year":"2014","unstructured":"Banerjee, Sabyasachee et al., \"A graph-based 3D IC partitioning technique,\" In Proc. ISVLSI, pp. 613--618, 2014."},{"issue":"6","key":"e_1_3_2_1_9_1","first-page":"1151","article-title":"Compact-2D: A physical design methodology to build two-tier gate-level 3-D ICs","volume":"39","author":"Ku Bon Woong","year":"2019","unstructured":"Ku, Bon Woong et al., \"Compact-2D: A physical design methodology to build two-tier gate-level 3-D ICs,\" In IEEE TCAD, vol. 39, no. 6, pp. 1151--1164, 2019.","journal-title":"IEEE TCAD"},{"issue":"10","key":"e_1_3_2_1_10_1","first-page":"1716","article-title":"Shrunk-2-D: A physical design methodology to build commercial-quality monolithic 3-D ICs","volume":"36","author":"Panth Shreepad","year":"2017","unstructured":"Panth, Shreepad et al., \"Shrunk-2-D: A physical design methodology to build commercial-quality monolithic 3-D ICs,\" In IEEE TCAD, vol. 36, no. 10, pp. 1716--1724, 2017.","journal-title":"IEEE TCAD"},{"key":"e_1_3_2_1_11_1","first-page":"1","volume-title":"DAC","author":"Lu","year":"2020","unstructured":"Lu, Yi-Chen et al., \"TP-GNN: A graph neural network framework for tier partitioning in monolithic 3D ICs,\" In Proc. DAC, pp. 1--6, 2020."},{"key":"e_1_3_2_1_12_1","first-page":"350","volume-title":"ISVLSI","author":"Sarhan","year":"2015","unstructured":"Sarhan, Hossam et al., \"An unbalanced area ratio study for high performance monolithic 3D integrated circuits,\" In Proc. ISVLSI, pp. 350--355, 2015."},{"key":"e_1_3_2_1_13_1","doi-asserted-by":"publisher","DOI":"10.1038\/s41598-019-41695-z"},{"key":"e_1_3_2_1_14_1","first-page":"1","volume-title":"ICCAD","author":"Min","year":"2023","unstructured":"Min, Kyungjun et al., \"ClusterNet: Routing Congestion Prediction and Optimization Using Netlist Clustering and Graph Neural Networks,\" In Proc. ICCAD, pp. 1--9, 2023."},{"key":"e_1_3_2_1_15_1","doi-asserted-by":"publisher","DOI":"10.1088\/1742-5468\/2008\/10\/P10008"},{"key":"e_1_3_2_1_16_1","first-page":"1","volume-title":"MLCAD","author":"Lopera Daniela","year":"2021","unstructured":"Lopera, Daniela S\u00e1nchez et al., \"A survey of graph neural networks for electronic design automation,\" In Proc. MLCAD, pp. 1--6, 2021."},{"key":"e_1_3_2_1_17_1","unstructured":"Synopsys PrimeTime User Guide version 22.12 https:\/\/www.synopsys.com."},{"key":"e_1_3_2_1_18_1","first-page":"1024","volume-title":"NIPS","author":"Hamilton","year":"2017","unstructured":"Hamilton, Will et al., \"Inductive representation learning on large graphs,\" In Proc. NIPS, pp. 1024--1034, 2017."},{"key":"e_1_3_2_1_19_1","doi-asserted-by":"publisher","DOI":"10.3934\/aci.2023008"},{"issue":"9","key":"e_1_3_2_1_20_1","first-page":"1717","article-title":"Replace: Advancing solution quality and routability validation in global placement","volume":"38","author":"Cheng Chung-Kuan","year":"2018","unstructured":"Cheng, Chung-Kuan et al., \"Replace: Advancing solution quality and routability validation in global placement,\" In IEEE TCAD, vol. 38, no. 9, pp. 1717--1730, 2018.","journal-title":"IEEE TCAD"},{"issue":"6","key":"e_1_3_2_1_21_1","first-page":"1624","article-title":"Analytical Die-to-Die 3D Placement With Bistratal Wirelength Model and GPU Acceleration","volume":"43","author":"Liao Peiyu","year":"2023","unstructured":"Liao, Peiyu et al., \"Analytical Die-to-Die 3D Placement With Bistratal Wirelength Model and GPU Acceleration,\" In IEEE TCAD, vol. 43, no.6, pp. 1624--1637, 2023.","journal-title":"IEEE TCAD"},{"key":"e_1_3_2_1_22_1","first-page":"65","article-title":"CoPlace: Coherent Placement Engine with Layout-aware Partitioning for 3D ICs","author":"Fu Bangqi","year":"2024","unstructured":"Fu, Bangqi et al., \"CoPlace: Coherent Placement Engine with Layout-aware Partitioning for 3D ICs,\" In Proc. ASP-DAC, pp. 65--70, 2024.","journal-title":"Proc. ASP-DAC"},{"key":"e_1_3_2_1_23_1","unstructured":"OpenCores Open Source IP-Cores https:\/\/opencores.org."},{"key":"e_1_3_2_1_24_1","doi-asserted-by":"publisher","DOI":"10.1016\/j.mejo.2016.04.006"},{"key":"e_1_3_2_1_25_1","unstructured":"Synopsys Synopsys Design Compiler User Guide version 18.6 https:\/\/www.synopsys.com."},{"key":"e_1_3_2_1_26_1","unstructured":"OpenSTA https:\/\/github.com\/The-OpenROAD-Project\/OpenSTA."},{"key":"e_1_3_2_1_27_1","first-page":"1","volume-title":"ICCAD","author":"Bustany","year":"2023","unstructured":"Bustany, Ismail et al., \"An Open-Source Constraints-Driven General Partitioning Multi-Tool for VLSI Physical Design,\" In Proc. ICCAD, pp. 1--9, 2023."}],"event":{"name":"MLCAD '24: 2024 ACM\/IEEE International Symposium on Machine Learning for CAD","location":"Salt Lake City UT USA","acronym":"MLCAD '24","sponsor":["SIGDA ACM Special Interest Group on Design Automation","IEEE CEDA"]},"container-title":["Proceedings of the 2024 ACM\/IEEE International Symposium on Machine Learning for CAD"],"original-title":[],"link":[{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/3670474.3685957","content-type":"unspecified","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/dl.acm.org\/doi\/pdf\/10.1145\/3670474.3685957","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,8,22]],"date-time":"2025-08-22T23:43:38Z","timestamp":1755906218000},"score":1,"resource":{"primary":{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/3670474.3685957"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2024,9,9]]},"references-count":27,"alternative-id":["10.1145\/3670474.3685957","10.1145\/3670474"],"URL":"https:\/\/doi.org\/10.1145\/3670474.3685957","relation":{},"subject":[],"published":{"date-parts":[[2024,9,9]]},"assertion":[{"value":"2024-09-09","order":3,"name":"published","label":"Published","group":{"name":"publication_history","label":"Publication History"}}]}}