{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,6,2]],"date-time":"2026-06-02T23:47:30Z","timestamp":1780444050905,"version":"3.54.1"},"publisher-location":"New York, NY, USA","reference-count":25,"publisher":"ACM","license":[{"start":{"date-parts":[[2024,8,12]],"date-time":"2024-08-12T00:00:00Z","timestamp":1723420800000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/creativecommons.org\/licenses\/by\/4.0\/"}],"funder":[{"name":"CoCoUnit ERC Advanced Grant of the EU?s Horizon 2020 program","award":["833057"],"award-info":[{"award-number":["833057"]}]},{"name":"Spanish State Research Agency (MCIN\/AEI)","award":["PID2020-113172RB-I00"],"award-info":[{"award-number":["PID2020-113172RB-I00"]}]},{"name":"Catalan Agency for University and Research (AGAUR)","award":["2021SGR00383"],"award-info":[{"award-number":["2021SGR00383"]}]}],"content-domain":{"domain":["dl.acm.org"],"crossmark-restriction":true},"short-container-title":[],"published-print":{"date-parts":[[2024,8,12]]},"DOI":"10.1145\/3673038.3673044","type":"proceedings-article","created":{"date-parts":[[2024,8,8]],"date-time":"2024-08-08T18:29:01Z","timestamp":1723141741000},"page":"1042-1051","update-policy":"https:\/\/doi.org\/10.1145\/crossmark-policy","source":"Crossref","is-referenced-by-count":6,"title":["ReDy: A Novel ReRAM-centric Dynamic Quantization Approach for Energy-efficient CNNs"],"prefix":"10.1145","author":[{"ORCID":"https:\/\/orcid.org\/0000-0002-3113-5392","authenticated-orcid":false,"given":"Mohammad","family":"Sabri Abrebekoh","sequence":"first","affiliation":[{"name":"Department of Computer Architecture, Universitat Polit\u00e8cnica de Catalunya \u00b7 Barcelona Tech - UPC, Spain"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"ORCID":"https:\/\/orcid.org\/0000-0002-2768-5703","authenticated-orcid":false,"given":"Marc","family":"Riera Villanueva","sequence":"additional","affiliation":[{"name":"Department of Computer Architecture, Universitat Polit\u00e8cnica de Catalunya \u00b7 Barcelona Tech - UPC, Spain"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"ORCID":"https:\/\/orcid.org\/0000-0002-0009-0996","authenticated-orcid":false,"given":"Antonio","family":"Gonzalez","sequence":"additional","affiliation":[{"name":"Department of Computer Architecture, Universitat Polit\u00e8cnica de Catalunya \u00b7 Barcelona Tech - UPC, Spain"}],"role":[{"vocabulary":"crossref","role":"author"}]}],"member":"320","published-online":{"date-parts":[[2024,8,12]]},"reference":[{"key":"e_1_3_2_1_1_1","volume-title":"RAELLA: Reforming the Arithmetic for Efficient, Low-Resolution, and Low-Loss Analog PIM: No Retraining Required!. In ISCA.","author":"Andrulis Tanner","year":"2023","unstructured":"Tanner Andrulis, Joel\u00a0S. Emer, and Vivienne Sze. 2023. RAELLA: Reforming the Arithmetic for Efficient, Low-Resolution, and Low-Loss Analog PIM: No Retraining Required!. In ISCA."},{"key":"e_1_3_2_1_2_1","doi-asserted-by":"crossref","unstructured":"Aayush Ankit Izzat\u00a0El Hajj Sai\u00a0Rahul Chalamalasetti Geoffrey Ndu Martin Foltin R.\u00a0Stanley Williams and Faraboschi et al.2019. PUMA: A Programmable Ultra-Efficient Memristor-Based Accelerator for Machine Learning Inference. In ASPLOS. 715\u2013731.","DOI":"10.1145\/3297858.3304049"},{"key":"e_1_3_2_1_3_1","volume-title":"SubMac: Exploiting the subword-based computation in RRAM-based CNN accelerator for energy saving and speedup. Integration 69 (09","author":"Chen Xizi","year":"2019","unstructured":"Xizi Chen, Jingbo Jiang, Zhu Jingyang, and Chi-ying Tsui. 2019. SubMac: Exploiting the subword-based computation in RRAM-based CNN accelerator for energy saving and speedup. Integration 69 (09 2019), 356\u2013368."},{"key":"e_1_3_2_1_4_1","doi-asserted-by":"crossref","unstructured":"Xizi Chen Jingbo Jiang Jingyang Zhu and Chi-Ying Tsui. 2018. A high-throughput and energy-efficient RRAM-based convolutional neural network using data encoding and dynamic quantization. In ASP-DAC.","DOI":"10.1109\/ASPDAC.2018.8297293"},{"key":"e_1_3_2_1_5_1","doi-asserted-by":"crossref","unstructured":"Ping Chi Shuangchen Li Cong Xu Tao Zhang Jishen Zhao and Liu et al.2016. PRIME: A Novel Processing-in-Memory Architecture for Neural Network Computation in ReRAM-Based Main Memory. In ISCA. 27\u201339.","DOI":"10.1109\/ISCA.2016.13"},{"key":"e_1_3_2_1_6_1","doi-asserted-by":"publisher","DOI":"10.1145\/3352460.3358328"},{"key":"e_1_3_2_1_7_1","volume-title":"Training Deep Convolutional Neural Networks with Resistive Cross-Point Devices. Frontiers in Neuroscience 11","author":"Gokmen Tayfun","year":"2017","unstructured":"Tayfun Gokmen, O.\u00a0Murat Onen, and Wilfried Haensch. 2017. Training Deep Convolutional Neural Networks with Resistive Cross-Point Devices. Frontiers in Neuroscience 11 (2017)."},{"key":"e_1_3_2_1_8_1","unstructured":"Mentor Graphics. [n. d.]. ModelSim. https:\/\/www.intel.com\/."},{"key":"e_1_3_2_1_9_1","volume-title":"A Survey of Near-Data Processing Architectures for Neural Networks. Machine Learning and Knowledge Extraction","author":"Hassanpour Mehdi","year":"2022","unstructured":"Mehdi Hassanpour, Marc Riera, and Antonio Gonz\u00e1lez. 2022. A Survey of Near-Data Processing Architectures for Neural Networks. Machine Learning and Knowledge Extraction (2022)."},{"key":"e_1_3_2_1_10_1","volume-title":"IEEE International Electron Devices Meeting (IEDM). 459\u2013462","author":"Hosomi M.","unstructured":"M. Hosomi, H. Yamagishi, T. Yamamoto, K. Bessho, Y. Higo, K. Yamane, H. Yamada, M. Shoji, H. Hachino, C. Fukumoto, H. Nagao, and H. Kano. 2005. A novel nonvolatile memory with spin torque transfer magnetization switching: spin-ram. In IEEE International Electron Devices Meeting (IEDM). 459\u2013462."},{"key":"e_1_3_2_1_11_1","doi-asserted-by":"publisher","DOI":"10.1109\/IISWC.2013.6704670"},{"key":"e_1_3_2_1_12_1","volume-title":"DNA-TEQ: An Adaptive Exponential Quantization of Tensors for DNN Inference. In International Conference on High Performance Computing, Data, and Analytics (HiPC).","author":"Khabbazan Bahareh","year":"2023","unstructured":"Bahareh Khabbazan, Marc Riera, and Antonio Gonz\u00e1lez. 2023. DNA-TEQ: An Adaptive Exponential Quantization of Tensors for DNN Inference. In International Conference on High Performance Computing, Data, and Analytics (HiPC)."},{"key":"e_1_3_2_1_13_1","doi-asserted-by":"crossref","unstructured":"Bahareh Khabbazan Marc Riera and Antonio Gonz\u00e1lez. 2023. QeiHaN: An Energy-Efficient DNN Accelerator that Leverages Log Quantization in NDP Architectures. In PACT.","DOI":"10.1109\/PACT58117.2023.00036"},{"key":"e_1_3_2_1_14_1","volume-title":"Phase Change Memory Architecture and the Quest for Scalability. Commun. ACM 53, 7","author":"Lee C.","year":"2010","unstructured":"Benjamin\u00a0C. Lee, Engin Ipek, Onur Mutlu, and Doug Burger. 2010. Phase Change Memory Architecture and the Quest for Scalability. Commun. ACM 53, 7 (2010)."},{"key":"e_1_3_2_1_15_1","volume-title":"TIMELY: Pushing Data Movements and Interfaces in PIM Accelerators towards Local and in Time Domain. In ISCA.","author":"Li Weitao","year":"2020","unstructured":"Weitao Li, Pengfei Xu, Yang Zhao, Haitong Li, Yuan Xie, and Yingyan Lin. 2020. TIMELY: Pushing Data Movements and Interfaces in PIM Accelerators towards Local and in Time Domain. In ISCA."},{"key":"e_1_3_2_1_16_1","doi-asserted-by":"crossref","unstructured":"Jiawen Liu Hengyu Zhao Matheus\u00a0A. Ogleari Dong Li and Jishen Zhao. 2018. Processing-in-Memory for Energy-Efficient Neural Network Training: A Heterogeneous Approach. In MICRO. 655\u2013668.","DOI":"10.1109\/MICRO.2018.00059"},{"key":"e_1_3_2_1_17_1","doi-asserted-by":"publisher","DOI":"10.1109\/IISWC.2014.6983056"},{"key":"e_1_3_2_1_18_1","doi-asserted-by":"crossref","unstructured":"Xiaochen Peng Rui Liu and Shimeng Yu. 2019. Optimizing Weight Mapping and Data Flow for Convolutional Neural Networks on RRAM Based Processing-In-Memory Architecture. In ISCAS. 1\u20135.","DOI":"10.1109\/ISCAS.2019.8702715"},{"key":"e_1_3_2_1_19_1","volume-title":"ISAAC: A Convolutional Neural Network Accelerator with In-Situ Analog Arithmetic in Crossbars. In ISCA. 14\u201326.","author":"Shafiee Ali","year":"2016","unstructured":"Ali Shafiee, Anirban Nag, Naveen Muralimanohar, Rajeev Balasubramonian, John\u00a0Paul Strachan, Miao Hu, R.\u00a0Stanley Williams, and Vivek Srikumar. 2016. ISAAC: A Convolutional Neural Network Accelerator with In-Situ Analog Arithmetic in Crossbars. In ISCA. 14\u201326."},{"key":"e_1_3_2_1_20_1","volume-title":"Memristive Device Modeling and Circuit Design Exploration for Computation-in-Memory. In IEEE International Symposium on Circuits and Systems (ISCAS). 1\u20135.","author":"Siemon Anne","year":"2019","unstructured":"Anne Siemon, Dirk Wouters, Said Hamdioui, and Stephan Menzel. 2019. Memristive Device Modeling and Circuit Design Exploration for Computation-in-Memory. In IEEE International Symposium on Circuits and Systems (ISCAS). 1\u20135."},{"key":"e_1_3_2_1_21_1","unstructured":"Xiaoyu Sun Shihui Yin Xiaochen Peng Rui Liu Jae-sun Seo and Shimeng Yu. 2018. XNOR-RRAM: A scalable and parallel resistive synaptic architecture for binary neural networks. In DATE."},{"key":"e_1_3_2_1_22_1","unstructured":"Georgia Tech. [n. d.]. NeuroSim. https:\/\/github.com\/neurosim\/."},{"key":"e_1_3_2_1_23_1","volume-title":"RACER: Bit-Pipelined Processing Using Resistive Memory. In 54th Annual IEEE\/ACM International Symposium on Microarchitecture (MICRO).","author":"Truong Minh","unstructured":"Minh S.\u00a0Q. Truong, Eric Chen, Deanyone Su, Liting Shen, Alexander Glass, and Carley et al.2021. RACER: Bit-Pipelined Processing Using Resistive Memory. In 54th Annual IEEE\/ACM International Symposium on Microarchitecture (MICRO)."},{"key":"e_1_3_2_1_24_1","volume-title":"FORMS: Fine-grained Polarized ReRAM-based In-situ Computation for Mixed-signal DNN Accelerator. In ISCA. 265\u2013278.","author":"Yua Geng","year":"2021","unstructured":"Geng Yua, Payman Behnam, Zhengang Li, Ali Shafiee, Sheng Lin, Xiaolong Ma, Hang Liu, Xuehai Qian, Mahdi Bojnordi, Yanzhi Wang, and Caiwen Ding. 2021. FORMS: Fine-grained Polarized ReRAM-based In-situ Computation for Mixed-signal DNN Accelerator. In ISCA. 265\u2013278."},{"key":"e_1_3_2_1_25_1","volume-title":"MNEMOSENE: Tile Architecture and Simulator for Memristor-Based Computation-in-Memory. ACM Journal on Emerging Technologies in Computing Systems","author":"Zahedi Mahdi","year":"2022","unstructured":"Mahdi Zahedi, Muah\u00a0Abu Lebdeh, Christopher Bengel, Dirk Wouters, Stephan Menzel, Manuel Le\u00a0Gallo, and Said Hamdioui. 2022. MNEMOSENE: Tile Architecture and Simulator for Memristor-Based Computation-in-Memory. ACM Journal on Emerging Technologies in Computing Systems (2022)."}],"event":{"name":"ICPP '24: the 53rd International Conference on Parallel Processing","location":"Gotland Sweden","acronym":"ICPP '24"},"container-title":["Proceedings of the 53rd International Conference on Parallel Processing"],"original-title":[],"link":[{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/3673038.3673044","content-type":"unspecified","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/dl.acm.org\/doi\/pdf\/10.1145\/3673038.3673044","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,9,23]],"date-time":"2025-09-23T17:31:37Z","timestamp":1758648697000},"score":1,"resource":{"primary":{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/3673038.3673044"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2024,8,12]]},"references-count":25,"alternative-id":["10.1145\/3673038.3673044","10.1145\/3673038"],"URL":"https:\/\/doi.org\/10.1145\/3673038.3673044","relation":{},"subject":[],"published":{"date-parts":[[2024,8,12]]},"assertion":[{"value":"2024-08-12","order":3,"name":"published","label":"Published","group":{"name":"publication_history","label":"Publication History"}}]}}