{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,1,10]],"date-time":"2026-01-10T07:42:02Z","timestamp":1768030922228,"version":"3.49.0"},"reference-count":56,"publisher":"Association for Computing Machinery (ACM)","issue":"3","license":[{"start":{"date-parts":[[2024,9,14]],"date-time":"2024-09-14T00:00:00Z","timestamp":1726272000000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/creativecommons.org\/licenses\/by-nc-sa\/4.0\/"}],"funder":[{"DOI":"10.13039\/501100001809","name":"National Natural Science Foundation of China","doi-asserted-by":"crossref","award":["62272190, 62302190, and 62372207"],"award-info":[{"award-number":["62272190, 62302190, and 62372207"]}],"id":[{"id":"10.13039\/501100001809","id-type":"DOI","asserted-by":"crossref"}]},{"name":"National Key Research and Development Program of China","award":["2023YFB4502304"],"award-info":[{"award-number":["2023YFB4502304"]}]},{"name":"Graduate Innovation Fund of Jilin University","award":["2024CX091"],"award-info":[{"award-number":["2024CX091"]}]}],"content-domain":{"domain":["dl.acm.org"],"crossmark-restriction":true},"short-container-title":["ACM Trans. Archit. Code Optim."],"published-print":{"date-parts":[[2024,9,30]]},"abstract":"<jats:p>To satisfy prohibitively massive computational requirements of current deep Convolutional Neural Networks (CNNs), CNN-specific accelerators are widely deployed in large-scale systems. Caused by high-energy neutrons and \u03b1-particle strikes, soft error may lead to catastrophic failures when CNN is deployed on high integration density accelerators. As CNNs become ubiquitous in mission-critical domains, ensuring the reliable execution of CNN accelerators in the presence of soft errors is increasingly essential.<\/jats:p>\n          <jats:p>\n            In this article, we propose to\n            <jats:italic>Re<\/jats:italic>\n            cycle\n            <jats:italic>I<\/jats:italic>\n            dle\n            <jats:italic>P<\/jats:italic>\n            rocessing\n            <jats:italic>E<\/jats:italic>\n            lements (PEs) in the CNN accelerator for vulnerable filters soft error detection (ReIPE). Considering the error-sensitivity of filters, ReIPE first carries out a filter-level gradient analysis process to replace fault injection for fast filter-wise error resilience estimation. Then, to achieve maximal reliability benefits, combining the hardware-level systolic array idleness and software-level CNN filter-wise error resilience profile, ReIPE preferentially duplicated loads the most vulnerable filters onto systolic array to recycle idle-column PEs for opportunistically redundant execution (error detection). Exploiting the data reuse properties of accelerators, ReIPE incorporates the error detection process into the original computation flow of accelerators to perform real-time error detection. Once the error is detected, ReIPE will trigger a correction round to rectify the erroneous output. Experimental results performed on LeNet-5, Cifar-10-CNN, AlexNet, ResNet-20, VGG-16, and ResNet-50 exhibit that ReIPE can cover 96.40% of errors while reducing 75.06% performance degradation and 67.79% energy consumption of baseline dual modular redundancy on average. Moreover, to satisfy the reliability requirements of various application scenarios, ReIPE is also applicable for pruned, quantized, and Transformer-based models, as well as portable to other accelerator architectures.\n          <\/jats:p>","DOI":"10.1145\/3674909","type":"journal-article","created":{"date-parts":[[2024,6,28]],"date-time":"2024-06-28T11:05:57Z","timestamp":1719572757000},"page":"1-26","update-policy":"https:\/\/doi.org\/10.1145\/crossmark-policy","source":"Crossref","is-referenced-by-count":2,"title":["ReIPE: Recycling Idle PEs in CNN Accelerator for Vulnerable Filters Soft-Error Detection"],"prefix":"10.1145","volume":"21","author":[{"ORCID":"https:\/\/orcid.org\/0000-0001-5597-3625","authenticated-orcid":false,"given":"Xiaohui","family":"Wei","sequence":"first","affiliation":[{"name":"College of Computer Science and Technology, Jilin University, Changchun, China"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"ORCID":"https:\/\/orcid.org\/0000-0001-5871-1567","authenticated-orcid":false,"given":"Chenyang","family":"Wang","sequence":"additional","affiliation":[{"name":"College of Computer Science and Technology, Jilin University, Changchun, China"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"ORCID":"https:\/\/orcid.org\/0000-0003-2189-8385","authenticated-orcid":false,"given":"Hengshan","family":"Yue","sequence":"additional","affiliation":[{"name":"College of Computer Science and Technology, Jilin University, Changchun, China"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"ORCID":"https:\/\/orcid.org\/0000-0001-8256-7585","authenticated-orcid":false,"given":"Jingweijia","family":"Tan","sequence":"additional","affiliation":[{"name":"College of Computer Science and Technology, Jilin University, Changchun, China"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"ORCID":"https:\/\/orcid.org\/0009-0002-7195-7953","authenticated-orcid":false,"given":"Zeyu","family":"Guan","sequence":"additional","affiliation":[{"name":"Jilin University, Changchun, China"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"ORCID":"https:\/\/orcid.org\/0000-0001-6875-9943","authenticated-orcid":false,"given":"Nan","family":"Jiang","sequence":"additional","affiliation":[{"name":"College of Computer Science and Technology, Jilin University, Changchun, China"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"ORCID":"https:\/\/orcid.org\/0000-0003-3001-6639","authenticated-orcid":false,"given":"Xinyang","family":"Zheng","sequence":"additional","affiliation":[{"name":"College of Computer Science and Technology, Jilin University, Changchun, China"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"ORCID":"https:\/\/orcid.org\/0000-0001-9907-2028","authenticated-orcid":false,"given":"Jianpeng","family":"Zhao","sequence":"additional","affiliation":[{"name":"College of Computer Science and Technology, Jilin University, Changchun, China"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"ORCID":"https:\/\/orcid.org\/0000-0002-1004-0140","authenticated-orcid":false,"given":"Meikang","family":"Qiu","sequence":"additional","affiliation":[{"name":"the Beacom College of Computer and Cyber Sciences, Dakota State University, Madison, United States"}],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"320","published-online":{"date-parts":[[2024,9,14]]},"reference":[{"key":"e_1_3_1_2_2","doi-asserted-by":"publisher","DOI":"10.1145\/3613424.3614304"},{"key":"e_1_3_1_3_2","doi-asserted-by":"crossref","first-page":"657","DOI":"10.1145\/3566097.3567867","volume-title":"Proceedings of the 28th Asia and South Pacific Design Automation Conference","author":"Amirshahi Alireza","year":"2023","unstructured":"Alireza Amirshahi, Joshua Alexander Harrison Klein, Giovanni Ansaloni, and David Atienza. 2023. TiC-SAT: Tightly-coupled systolic accelerator for transformers. In Proceedings of the 28th Asia and South Pacific Design Automation Conference. 657\u2013663."},{"key":"e_1_3_1_4_2","first-page":"1","volume-title":"Proceedings of the 2018 IEEE International Conference on Networking, Architecture, and Storage (NAS\u201918)","author":"Azizimazreah Arash","year":"2018","unstructured":"Arash Azizimazreah, Yongbin Gu, Xiang Gu, and Lizhong Chen. 2018. Tolerating soft errors in deep learning accelerators with reliable on-chip memory designs. In Proceedings of the 2018 IEEE International Conference on Networking, Architecture, and Storage (NAS\u201918). 1\u201310."},{"key":"e_1_3_1_5_2","first-page":"645","volume-title":"Proceedings of the International Conference for High Performance Computing, Networking, Storage, and Analysis (SC\u201916)","year":"2016","unstructured":"Leonardo Bautista-Gomez, Ferad Zyulkyarov, Osman Unsal, and Simon McIntosh-Smith. 2016. Unprotected computing: A large-scale study of DRAM raw error rate on a supercomputer. In Proceedings of the International Conference for High Performance Computing, Networking, Storage, and Analysis (SC\u201916). IEEE, 645\u2013655."},{"key":"e_1_3_1_6_2","first-page":"1","volume-title":"Proceedings of the 2022 IEEE International Symposium on Defect and Fault Tolerance in VLSI and Nanotechnology Systems (DFT\u201922)","author":"Bolchini Cristiana","year":"2022","unstructured":"Cristiana Bolchini, Luca Cassano, Antonio Miele, and Alessandro Nazzari. 2022. Selective hardening of CNNs based on layer vulnerability estimation. In Proceedings of the 2022 IEEE International Symposium on Defect and Fault Tolerance in VLSI and Nanotechnology Systems (DFT\u201922). IEEE, 1\u20136."},{"key":"e_1_3_1_7_2","first-page":"1","volume-title":"Proceedings of the 2022 IEEE International Symposium on Defect and Fault Tolerance in VLSI and Nanotechnology Systems (DFT\u201922)","author":"Anghel Lorena","year":"2022","unstructured":"St\u00e9phane Burel, Adrian Evans, and Lorena Anghel. 2022. Improving DNN fault tolerance in semantic segmentation applications. In Proceedings of the 2022 IEEE International Symposium on Defect and Fault Tolerance in VLSI and Nanotechnology Systems (DFT\u201922). IEEE, 1\u20136."},{"key":"e_1_3_1_8_2","doi-asserted-by":"publisher","DOI":"10.1109\/IEEE.EDGE.2017.45"},{"key":"e_1_3_1_9_2","doi-asserted-by":"publisher","DOI":"10.1145\/3007787.3001177"},{"key":"e_1_3_1_10_2","doi-asserted-by":"publisher","DOI":"10.1145\/3295500.3356177"},{"key":"e_1_3_1_11_2","doi-asserted-by":"publisher","DOI":"10.1145\/3316781.3317908"},{"key":"e_1_3_1_12_2","first-page":"5B\u20134","volume-title":"Proceedings of the 2011 International Reliability Physics Symposium","author":"Wood Anand Dixit and Alan","year":"2011","unstructured":"Anand Dixit and Alan Wood. 2011. The impact of new technology on soft error rates. In Proceedings of the 2011 International Reliability Physics Symposium. IEEE, 5B\u20134."},{"key":"e_1_3_1_13_2","doi-asserted-by":"publisher","DOI":"10.1145\/2749469.2750389"},{"key":"e_1_3_1_14_2","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2015.2422845"},{"key":"e_1_3_1_15_2","article-title":"Gemmini: An agile systolic array generator enabling systematic evaluations of deep-learning architectures","volume":"3","author":"Genc Hasan","year":"2019","unstructured":"Hasan Genc, Ameer Haj-Ali, Vighnesh Iyer, Alon Amid, Howard Mao, John Wright, Colin Schmidt, Jerry Zhao, Albert Ou, Max Banister, Yakun Sophia Shao, Borivoje Nikolic, Ion Stoica, and Krste Asanovic. 2019. Gemmini: An agile systolic array generator enabling systematic evaluations of deep-learning architectures. arXiv:1911.09925 3 (2019).","journal-title":"arXiv:1911.09925"},{"key":"e_1_3_1_16_2","volume-title":"Advances in Neural Information Processing Systems","author":"Guo Yiwen","year":"2016","unstructured":"Yiwen Guo, Anbang Yao, and Yurong Chen. 2016. Dynamic network surgery for efficient DNNs. In Advances in Neural Information Processing Systems, D. Lee, M. Sugiyama, U. Luxburg, I. Guyon, and R. Garnett (Eds.), Vol. 29. Curran Associates."},{"key":"e_1_3_1_17_2","unstructured":"Song Han Jeff Pool John Tran and William Dally. 2015. Learning both weights and connections for efficient neural network. In Proceedings of the 28th International Conference on Neural Information Processing Systems (NIPS\u201915). 1135\u20131143."},{"issue":"4","key":"e_1_3_1_18_2","doi-asserted-by":"crossref","first-page":"2546","DOI":"10.1109\/TDSC.2021.3063083","article-title":"Making convolutions resilient via algorithm-based error detection techniques","volume":"19","author":"Hari Siva Kumar Sastry","year":"2021","unstructured":"Siva Kumar Sastry Hari, Michael B. Sullivan, Timothy Tsai, and Stephen W. Keckler. 2021. Making convolutions resilient via algorithm-based error detection techniques. IEEE Transactions on Dependable and Secure Computing 19, 4 (2021), 2546\u20132558.","journal-title":"IEEE Transactions on Dependable and Secure Computing"},{"key":"e_1_3_1_19_2","first-page":"249","volume-title":"Proceedings of the 2017 IEEE International Symposium on Performance Analysis of Systems and Software (ISPASS\u201917)","author":"Hari Siva Kumar Sastry","year":"2017","unstructured":"Siva Kumar Sastry Hari, Timothy Tsai, Mark Stephenson, Stephen W. Keckler, and Joel Emer. 2017. SASSIFI: An architecture-level fault injection tool for GPU application resilience evaluation. In Proceedings of the 2017 IEEE International Symposium on Performance Analysis of Systems and Software (ISPASS\u201917). IEEE, 249\u2013258."},{"key":"e_1_3_1_20_2","doi-asserted-by":"publisher","DOI":"10.1109\/23.903813"},{"key":"e_1_3_1_21_2","doi-asserted-by":"publisher","DOI":"10.1109\/CVPR.2016.90"},{"key":"e_1_3_1_22_2","doi-asserted-by":"publisher","DOI":"10.1145\/3579371.3589105"},{"key":"e_1_3_1_23_2","unstructured":"Sanghyun Hong et\u00a0al. 2019. Terminal brain damage: Exposing the graceless degradation in deep neural networks under hardware fault attacks. In Proceedings of the 28th USENIX Conference on Security Symposium (SEC\u201919). 497\u2013514."},{"key":"e_1_3_1_24_2","unstructured":"IBM. 2008. Soft Errors Tutorial. Retrieved June 29 2024 from https:\/\/research.ibm.com\/haifa\/conferences\/hvc2008\/present\/Soft%20Errors.pdf"},{"key":"e_1_3_1_25_2","unstructured":"IBM. 2021. IBM Power Systems Offers Hardware Enhancements for Select IBM POWER9 Technology-Based Servers. Retrieved June 29 2024 from https:\/\/www.ibm.com\/docs\/en\/announcements\/power-systems-enhancements-2021-09-08"},{"key":"e_1_3_1_26_2","doi-asserted-by":"crossref","unstructured":"Norman P. Jouppi Cliff Young Nishant Patil David Patterson Gaurav Agrawal Raminder Bajwa Sarah Bates Suresh Bhatia Nan Boden Al Borchers et\u00a0al. 2017. In-datacenter performance analysis of a tensor processing unit. In Proceedings of the 44th Annual International Symposium on Computer Architecture. 1\u201312.","DOI":"10.1145\/3079856.3080246"},{"key":"e_1_3_1_27_2","first-page":"1","volume-title":"Proceedings of the 2020 57th ACM\/IEEE Design Automation Conference (DAC\u201920)","author":"Khoshavi Navid","year":"2020","unstructured":"Navid Khoshavi, Arman Roohi, Connor Broyles, Saman Sargolzaei, Yu Bi, and David Z. Pan. 2020. SHIELDeNN: Online accelerated framework for fault-tolerant deep neural network architectures. In Proceedings of the 2020 57th ACM\/IEEE Design Automation Conference (DAC\u201920). IEEE, 1\u20136."},{"key":"e_1_3_1_28_2","doi-asserted-by":"publisher","DOI":"10.1145\/3126908.3126964"},{"key":"e_1_3_1_29_2","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2020.3013050"},{"key":"e_1_3_1_30_2","first-page":"173","volume-title":"Proceedings of the 2019 29th International Conference on Field Programmable Logic and Applications (FPL\u201919)","author":"Liang Shengwen","year":"2019","unstructured":"Shengwen Liang, Ying Wang, Cheng Liu, Huawei Li, and Xiaowei Li. 2019. InS-DLA: An in-SSD deep learning accelerator for near-data processing. In Proceedings of the 2019 29th International Conference on Field Programmable Logic and Applications (FPL\u201919). IEEE, 173\u2013179."},{"key":"e_1_3_1_31_2","doi-asserted-by":"publisher","DOI":"10.1109\/CVPR42600.2020.00160"},{"key":"e_1_3_1_32_2","first-page":"47","volume-title":"Proceedings of the 2019 IEEE 37th International Conference on Computer Design (ICCD\u201919)","author":"Ma Maodi","year":"2019","unstructured":"Maodi Ma, Jingweijia Tan, Xiaohui Wei, and Kaige Yan. 2019. Process variation mitigation on convolutional neural network accelerator architecture. In Proceedings of the 2019 IEEE 37th International Conference on Computer Design (ICCD\u201919). IEEE, 47\u201355."},{"key":"e_1_3_1_33_2","doi-asserted-by":"publisher","DOI":"10.1016\/j.sysarc.2019.101689"},{"key":"e_1_3_1_34_2","first-page":"29","volume-title":"Proceedings of the 2003 36th Annual IEEE\/ACM International Symposium on Microarchitecture (MICRO\u201903).","year":"2003","unstructured":"S. S. Mukherjee, C. Weaver, J. Emer, S. K. Reinhardt, and T. Austin. 2003. A systematic methodology to compute the architectural vulnerability factors for a high-performance microprocessor. In Proceedings of the 2003 36th Annual IEEE\/ACM International Symposium on Microarchitecture (MICRO\u201903). IEEE, 29\u201340."},{"key":"e_1_3_1_35_2","first-page":"476","volume-title":"Proceedings of the 2018 IEEE 36th International Conference on Computer Design (ICCD\u201918)","author":"Neggaz Mohamed A.","year":"2018","unstructured":"Mohamed A. Neggaz, Ihsen Alouani, Pablo R. Lorenzo, and Smail Niar. 2018. A reliability study on CNNs for critical embedded systems. In Proceedings of the 2018 IEEE 36th International Conference on Computer Design (ICCD\u201918). IEEE, 476\u2013479."},{"key":"e_1_3_1_36_2","doi-asserted-by":"publisher","DOI":"10.1145\/3302255"},{"key":"e_1_3_1_37_2","doi-asserted-by":"publisher","DOI":"10.1007\/s10836-020-05920-2"},{"key":"e_1_3_1_38_2","doi-asserted-by":"publisher","DOI":"10.1145\/3386263.3406938"},{"key":"e_1_3_1_39_2","doi-asserted-by":"publisher","DOI":"10.1109\/TR.2016.2645479"},{"key":"e_1_3_1_40_2","first-page":"58","volume-title":"Proceedings of the 2020 IEEE International Symposium on Performance Analysis of Systems and Software (ISPASS\u201920)","year":"2020","unstructured":"Ananda Samajdar, Jan Moritz Joseph, Yuhao Zhu, Paul Whatmough, Matthew Mattina, and Tushar Krishna. 2020. A systematic methodology for characterizing scalability of DNN accelerators using SCALE-Sim. In Proceedings of the 2020 IEEE International Symposium on Performance Analysis of Systems and Software (ISPASS\u201920). IEEE, 58\u201368."},{"key":"e_1_3_1_41_2","doi-asserted-by":"crossref","first-page":"979","DOI":"10.23919\/DATE.2018.8342151","volume-title":"Proceedings of the 2018 Design, Automation, and Test in Europe Conference and Exhibition (DATE\u201918)","author":"Schorn Christoph","year":"2018","unstructured":"Christoph Schorn, Andre Guntoro, and Gerd Ascheid. 2018. Accurate neuron resilience prediction for a flexible reliability management in neural network accelerators. In Proceedings of the 2018 Design, Automation, and Test in Europe Conference and Exhibition (DATE\u201918). IEEE, 979\u2013984."},{"key":"e_1_3_1_42_2","doi-asserted-by":"publisher","DOI":"10.23919\/DATE.2019.8714885"},{"key":"e_1_3_1_43_2","doi-asserted-by":"publisher","DOI":"10.1109\/ICDCS47774.2020.00183"},{"key":"e_1_3_1_44_2","article-title":"Very deep convolutional networks for large-scale image recognition","author":"Simonyan Karen","year":"2014","unstructured":"Karen Simonyan and Andrew Zisserman. 2014. Very deep convolutional networks for large-scale image recognition. arXiv:1409.1556 (2014).","journal-title":"arXiv:1409.1556"},{"key":"e_1_3_1_45_2","article-title":"Saca-AVF: A quantitative approach to analyze the architectural vulnerability factors of CNN accelerators","author":"Tan Jingweijia","year":"2023","unstructured":"Jingweijia Tan, Liqi Ping, Qixiang Wang, and Kaige Yan. 2023. Saca-AVF: A quantitative approach to analyze the architectural vulnerability factors of CNN accelerators. IEEE Transactions on Computers 72, 11 (2023), 3042\u20133056.","journal-title":"IEEE Transactions on Computers"},{"key":"e_1_3_1_46_2","doi-asserted-by":"crossref","first-page":"284","DOI":"10.1109\/DSN48987.2021.00041","volume-title":"Proceedings of the 2021 51st Annual IEEE\/IFIP International Conference on Dependable Systems and Networks (DSN\u201921)","author":"Tsai Timothy","year":"2021","unstructured":"Timothy Tsai, Siva Kumar Sastry Hari, Michael Sullivan, Oreste Villa, and Stephen W. Keckler. 2021. NVBitFI: Dynamic fault injection for GPUs. In Proceedings of the 2021 51st Annual IEEE\/IFIP International Conference on Dependable Systems and Networks (DSN\u201921). IEEE, 284\u2013291."},{"key":"e_1_3_1_47_2","doi-asserted-by":"publisher","DOI":"10.1145\/3600006.3613149"},{"key":"e_1_3_1_48_2","doi-asserted-by":"crossref","unstructured":"Xiaohui Wei Nan Jiang Hengshan Yue Xiaonan Wang Jianpeng Zhao Guangli Li and Meikang Qiu. 2023. ApproxDup: Developing an approximate instruction duplication mechanism for efficient SDC detection in GPGPUs. IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems 43 4 (2023) 1051\u20131064.","DOI":"10.1109\/TCAD.2023.3330821"},{"key":"e_1_3_1_49_2","doi-asserted-by":"publisher","DOI":"10.1109\/ICCD50377.2020.00089"},{"key":"e_1_3_1_50_2","article-title":"Soft error reliability analysis of vision Transformers","author":"Xue Xinghua","year":"2023","unstructured":"Xinghua Xue, Cheng Liu, Ying Wang, Bing Yang, Tao Luo, Lei Zhang, Huawei Li, and Xiaowei Li. 2023. Soft error reliability analysis of vision Transformers. IEEE Transactions on Very Large Scale Integration (VLSI) Systems 31, 12 (2023), 2126\u20132136.","journal-title":"IEEE Transactions on Very Large Scale Integration (VLSI) Systems"},{"key":"e_1_3_1_51_2","doi-asserted-by":"publisher","DOI":"10.1145\/3549937"},{"key":"e_1_3_1_52_2","doi-asserted-by":"publisher","DOI":"10.23919\/DATE51398.2021.9474235"},{"key":"e_1_3_1_53_2","first-page":"1","volume-title":"Proceedings of the International Conference for High Performance Computing, Networking, Storage, and Analysis (SC\u201921)","year":"2021","unstructured":"Hengshan Yue, Xiaohui Wei, Guangli Li, Jianpeng Zhao, Nan Jiang, and Jingweijia Tan. 2021. G-SEPM: Building an accurate and efficient soft error prediction model for GPGPUs. In Proceedings of the International Conference for High Performance Computing, Networking, Storage, and Analysis (SC\u201921). 1\u201315."},{"key":"e_1_3_1_54_2","article-title":"Eff-ECC: Protecting GPGPUs register file with a unified energy-efficient ECC mechanism","author":"Yue Hengshan","year":"2021","unstructured":"Hengshan Yue, Xiaohui Wei, Jingweijia Tan, Nan Jiang, and Meikang Qiu. 2021. Eff-ECC: Protecting GPGPUs register file with a unified energy-efficient ECC mechanism. IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems. Published Online, August 17, 2021.","journal-title":"IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems."},{"issue":"7","key":"e_1_3_1_55_2","first-page":"1677","article-title":"FT-CNN: Algorithm-based fault tolerance for convolutional neural networks","volume":"32","author":"Zhao Kai","year":"2020","unstructured":"Kai Zhao, Sheng Di, Sihuan Li, Xin Liang, Yujia Zhai, Jieyang Chen, Kaiming Ouyang, Franck Cappello, and Zizhong Chen. 2020. FT-CNN: Algorithm-based fault tolerance for convolutional neural networks. IEEE Transactions on Parallel and Distributed Systems 32, 7 (2020), 1677\u20131689.","journal-title":"IEEE Transactions on Parallel and Distributed Systems"},{"key":"e_1_3_1_56_2","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2005.853696"},{"key":"e_1_3_1_57_2","doi-asserted-by":"publisher","DOI":"10.1109\/DAC18074.2021.9586181"}],"container-title":["ACM Transactions on Architecture and Code Optimization"],"original-title":[],"language":"en","link":[{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/3674909","content-type":"unspecified","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/dl.acm.org\/doi\/pdf\/10.1145\/3674909","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,6,19]],"date-time":"2025-06-19T00:05:56Z","timestamp":1750291556000},"score":1,"resource":{"primary":{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/3674909"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2024,9,14]]},"references-count":56,"journal-issue":{"issue":"3","published-print":{"date-parts":[[2024,9,30]]}},"alternative-id":["10.1145\/3674909"],"URL":"https:\/\/doi.org\/10.1145\/3674909","relation":{},"ISSN":["1544-3566","1544-3973"],"issn-type":[{"value":"1544-3566","type":"print"},{"value":"1544-3973","type":"electronic"}],"subject":[],"published":{"date-parts":[[2024,9,14]]},"assertion":[{"value":"2023-09-26","order":0,"name":"received","label":"Received","group":{"name":"publication_history","label":"Publication History"}},{"value":"2024-06-12","order":2,"name":"accepted","label":"Accepted","group":{"name":"publication_history","label":"Publication History"}},{"value":"2024-09-14","order":3,"name":"published","label":"Published","group":{"name":"publication_history","label":"Publication History"}}]}}