{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,6,30]],"date-time":"2026-06-30T15:57:57Z","timestamp":1782835077163,"version":"3.54.5"},"publisher-location":"New York, NY, USA","reference-count":57,"publisher":"ACM","license":[{"start":{"date-parts":[[2025,5,5]],"date-time":"2025-05-05T00:00:00Z","timestamp":1746403200000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/creativecommons.org\/licenses\/by\/4.0\/"}],"content-domain":{"domain":["dl.acm.org"],"crossmark-restriction":true},"short-container-title":[],"published-print":{"date-parts":[[2025,5,5]]},"DOI":"10.1145\/3676151.3719375","type":"proceedings-article","created":{"date-parts":[[2025,5,3]],"date-time":"2025-05-03T00:57:09Z","timestamp":1746233829000},"page":"204-215","update-policy":"https:\/\/doi.org\/10.1145\/crossmark-policy","source":"Crossref","is-referenced-by-count":2,"title":["Multi-Strided Access Patterns to Boost Hardware Prefetching"],"prefix":"10.1145","author":[{"ORCID":"https:\/\/orcid.org\/0009-0003-2174-9184","authenticated-orcid":false,"given":"Miguel O.","family":"Blom","sequence":"first","affiliation":[{"name":"LIACS, Leiden University, Leiden, Netherlands"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"ORCID":"https:\/\/orcid.org\/0000-0003-0455-3430","authenticated-orcid":false,"given":"Kristian F. D.","family":"Rietveld","sequence":"additional","affiliation":[{"name":"LIACS, Leiden University, Leiden, Netherlands"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"ORCID":"https:\/\/orcid.org\/0000-0002-2947-9444","authenticated-orcid":false,"given":"Rob V.","family":"van Nieuwpoort","sequence":"additional","affiliation":[{"name":"LIACS, Leiden University, Leiden, Netherlands"}],"role":[{"vocabulary":"crossref","role":"author"}]}],"member":"320","published-online":{"date-parts":[[2025,5,5]]},"reference":[{"key":"e_1_3_2_1_1_1","doi-asserted-by":"publisher","DOI":"10.1145\/3306346.3322967"},{"key":"e_1_3_2_1_2_1","doi-asserted-by":"publisher","DOI":"10.1145\/2925426.2926254"},{"key":"e_1_3_2_1_3_1","doi-asserted-by":"publisher","DOI":"10.1109\/AISP.2017.8324097"},{"key":"e_1_3_2_1_4_1","doi-asserted-by":"publisher","DOI":"10.1145\/125826.125932"},{"key":"e_1_3_2_1_5_1","doi-asserted-by":"publisher","DOI":"10.1109\/MC.2016.127"},{"key":"e_1_3_2_1_6_1","doi-asserted-by":"publisher","DOI":"10.1145\/3558481.3591084"},{"key":"e_1_3_2_1_7_1","doi-asserted-by":"publisher","DOI":"10.1145\/3307650.3322207"},{"key":"e_1_3_2_1_8_1","doi-asserted-by":"publisher","DOI":"10.48550\/ARXIV.1308.0698"},{"key":"e_1_3_2_1_9_1","doi-asserted-by":"publisher","DOI":"10.1145\/192007.192030"},{"key":"e_1_3_2_1_10_1","unstructured":"Intel Corporation. 2024. Intel Memory Latency Checker. https:\/\/www.intel.com\/content\/www\/us\/en\/developer\/articles\/tool\/intelr-memory-latency-checker.html Version 3.11."},{"key":"e_1_3_2_1_11_1","doi-asserted-by":"publisher","DOI":"10.1109\/MICRO.1995.476820"},{"key":"e_1_3_2_1_12_1","doi-asserted-by":"publisher","DOI":"10.1145\/3701994"},{"key":"e_1_3_2_1_13_1","volume-title":"Proceedings of the International Conference on Parallel and Distributed Processing Techniques and Applications, PDPTA. 533--538","author":"Dursun Hikmet","year":"2009","unstructured":"Hikmet Dursun, Ken-ichi Nomura, Weiqiang Wang, Manaschai Kunaseth, Liu Peng, Richard Seymour, Rajiv K Kalia, Aiichiro Nakano, and Priya Vashishta. 2009. In-Core Optimization of High-Order Stencil Computations. In Proceedings of the International Conference on Parallel and Distributed Processing Techniques and Applications, PDPTA. 533--538."},{"key":"e_1_3_2_1_14_1","doi-asserted-by":"publisher","DOI":"10.1007\/978--3-031-01743--8"},{"key":"e_1_3_2_1_15_1","volume-title":"2nd Workshop on Media Processors and DSPs (held in conjunction with MICRO-33)","author":"Fritts Jason E.","year":"2000","unstructured":"Jason E. Fritts. 2000. Cache write policy for streaming output data. In 2nd Workshop on Media Processors and DSPs (held in conjunction with MICRO-33). 13--22."},{"key":"e_1_3_2_1_16_1","doi-asserted-by":"publisher","DOI":"10.1109\/MICRO.2014.27"},{"key":"e_1_3_2_1_17_1","doi-asserted-by":"publisher","DOI":"10.1145\/3617232.3624872"},{"key":"e_1_3_2_1_18_1","doi-asserted-by":"publisher","DOI":"10.1016\/B978-0-12-803819-2.00018-5"},{"key":"e_1_3_2_1_19_1","doi-asserted-by":"publisher","DOI":"10.1016\/j.asej.2020.01.003"},{"key":"e_1_3_2_1_20_1","volume-title":"Patterson","author":"Hennessy John L.","year":"2017","unstructured":"John L. Hennessy and David A. Patterson. 2017. Computer Architecture: A Quantitative Approach 6th ed.). Morgan Kaufmann Publishers Inc., San Francisco, CA, USA."},{"key":"e_1_3_2_1_21_1","doi-asserted-by":"publisher","DOI":"10.1145\/3337821.3337854"},{"key":"e_1_3_2_1_22_1","doi-asserted-by":"publisher","DOI":"10.1109\/ASSET.1999.756775"},{"key":"e_1_3_2_1_23_1","doi-asserted-by":"publisher","DOI":"10.1145\/3492321.3519583"},{"key":"e_1_3_2_1_24_1","doi-asserted-by":"publisher","DOI":"10.1109\/MICRO56248.2022.00071"},{"key":"e_1_3_2_1_25_1","doi-asserted-by":"publisher","DOI":"10.1109\/ISPAN.1997.645123"},{"key":"e_1_3_2_1_26_1","doi-asserted-by":"publisher","DOI":"10.1145\/3662010.3663451"},{"key":"e_1_3_2_1_27_1","doi-asserted-by":"publisher","DOI":"10.1145\/2628071.2628118"},{"key":"e_1_3_2_1_28_1","doi-asserted-by":"publisher","DOI":"10.1145\/2133382.2133384"},{"key":"e_1_3_2_1_29_1","doi-asserted-by":"publisher","DOI":"10.1145\/3197517.3201383"},{"key":"e_1_3_2_1_30_1","unstructured":"Tomofumi Yuki Louis-Noel Pouchet Uday Bondugula. 2016. PolyBench\/C. https:\/\/cse.osu.edu\/pouchet\/software\/polybench\/ Version 4.2."},{"key":"e_1_3_2_1_31_1","doi-asserted-by":"publisher","unstructured":"Shengbai Luo Bo Wang Yihao Shi Xueyi Zhang Qingshan Xue and Sheng Ma. 2024. Sparm: A Sparse Matrix Multiplication Accelerator Supporting Multiple Dataflows. In 2024 IEEE 35th International Conference on Application-specific Systems Architectures and Processors (ASAP). 122--130. doi: 10.1109\/ASAP61560.2024.00034","DOI":"10.1109\/ASAP61560.2024.00034"},{"key":"e_1_3_2_1_32_1","doi-asserted-by":"publisher","DOI":"10.1145\/2464996.2465014"},{"key":"e_1_3_2_1_33_1","doi-asserted-by":"publisher","DOI":"10.1145\/3650200.3656635"},{"key":"e_1_3_2_1_34_1","unstructured":"John D. McCalpin. 1991--2007. STREAM: Sustainable Memory Bandwidth in High Performance Computers. Technical Report. University of Virginia Charlottesville VA. http:\/\/www.cs.virginia.edu\/stream\/ (Date accessed: 11\/03\/2025)."},{"key":"e_1_3_2_1_35_1","volume-title":"Memory Bandwidth and Machine Balance in Current High Performance Computers","author":"McCalpin John D.","year":"1995","unstructured":"John D. McCalpin. 1995. Memory Bandwidth and Machine Balance in Current High Performance Computers. IEEE Computer Society Technical Committee on Computer Architecture (TCCA) Newsletter (Dec. 1995), 19--25."},{"key":"e_1_3_2_1_36_1","doi-asserted-by":"publisher","DOI":"10.1145\/2925426.2926288"},{"key":"e_1_3_2_1_37_1","doi-asserted-by":"publisher","DOI":"10.1109\/HPCA.2016.7446087"},{"key":"e_1_3_2_1_38_1","doi-asserted-by":"publisher","DOI":"10.1016\/0743-7315(91)90014-Z"},{"key":"e_1_3_2_1_39_1","doi-asserted-by":"publisher","DOI":"10.1145\/143371.143488"},{"key":"e_1_3_2_1_40_1","doi-asserted-by":"publisher","DOI":"10.1145\/2897824.2925952"},{"key":"e_1_3_2_1_41_1","doi-asserted-by":"publisher","DOI":"10.1109\/HPCA.2004.10030"},{"key":"e_1_3_2_1_42_1","doi-asserted-by":"publisher","DOI":"10.1145\/7902.7904"},{"key":"e_1_3_2_1_43_1","doi-asserted-by":"publisher","DOI":"10.1109\/MC.2024.3384851"},{"key":"e_1_3_2_1_44_1","doi-asserted-by":"publisher","DOI":"10.1109\/LCA.2015.2428703"},{"key":"e_1_3_2_1_45_1","doi-asserted-by":"publisher","DOI":"10.1145\/2491956.2462176"},{"key":"e_1_3_2_1_46_1","doi-asserted-by":"publisher","DOI":"10.1109\/HPCC-CSS-ICESS.2015.175"},{"key":"e_1_3_2_1_47_1","doi-asserted-by":"publisher","DOI":"10.1145\/335231.335246"},{"key":"e_1_3_2_1_48_1","doi-asserted-by":"publisher","DOI":"10.1145\/2370816.2370868"},{"key":"e_1_3_2_1_49_1","doi-asserted-by":"publisher","DOI":"10.1145\/3168823"},{"key":"e_1_3_2_1_50_1","doi-asserted-by":"publisher","DOI":"10.1109\/C-M.1978.218016"},{"key":"e_1_3_2_1_51_1","doi-asserted-by":"publisher","DOI":"10.1109\/L-CA.2002.9"},{"key":"e_1_3_2_1_52_1","doi-asserted-by":"publisher","DOI":"10.1145\/358923.358939"},{"key":"e_1_3_2_1_53_1","unstructured":"Rob F. Vanderwijngaart and William Saphir. 1998. On the Efficacy of Source Code Optimizations for Cache-Based Systems. In NASA Technical Reports Server (NTRS)."},{"key":"e_1_3_2_1_54_1","doi-asserted-by":"publisher","DOI":"10.1109\/ISCA.2003.1207016"},{"key":"e_1_3_2_1_55_1","doi-asserted-by":"publisher","DOI":"10.1109\/MICRO.1996.566468"},{"key":"e_1_3_2_1_56_1","doi-asserted-by":"publisher","DOI":"10.1016\/0743--7315(88)90012--3"},{"key":"e_1_3_2_1_57_1","doi-asserted-by":"publisher","DOI":"10.1023\/b:supe.0000049323.47732.02"}],"event":{"name":"ICPE '25: 16th ACM\/SPEC International Conference on Performance Engineering","location":"Toronto ON Canada","acronym":"ICPE '25","sponsor":["SIGSOFT ACM Special Interest Group on Software Engineering","SIGMETRICS ACM Special Interest Group on Measurement and Evaluation"]},"container-title":["Proceedings of the 16th ACM\/SPEC International Conference on Performance Engineering"],"original-title":[],"link":[{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/3676151.3719375","content-type":"unspecified","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/dl.acm.org\/doi\/pdf\/10.1145\/3676151.3719375","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,9,25]],"date-time":"2025-09-25T16:22:50Z","timestamp":1758817370000},"score":1,"resource":{"primary":{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/3676151.3719375"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2025,5,5]]},"references-count":57,"alternative-id":["10.1145\/3676151.3719375","10.1145\/3676151"],"URL":"https:\/\/doi.org\/10.1145\/3676151.3719375","relation":{},"subject":[],"published":{"date-parts":[[2025,5,5]]},"assertion":[{"value":"2025-05-05","order":3,"name":"published","label":"Published","group":{"name":"publication_history","label":"Publication History"}}]}}