{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,6,21]],"date-time":"2025-06-21T11:28:30Z","timestamp":1750505310186,"version":"3.41.0"},"publisher-location":"New York, NY, USA","reference-count":45,"publisher":"ACM","license":[{"start":{"date-parts":[[2024,10,27]],"date-time":"2024-10-27T00:00:00Z","timestamp":1729987200000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/creativecommons.org\/licenses\/by-sa\/4.0\/"}],"content-domain":{"domain":["dl.acm.org"],"crossmark-restriction":true},"short-container-title":[],"published-print":{"date-parts":[[2024,10,27]]},"DOI":"10.1145\/3676536.3676649","type":"proceedings-article","created":{"date-parts":[[2025,4,9]],"date-time":"2025-04-09T13:26:26Z","timestamp":1744205186000},"page":"1-11","update-policy":"https:\/\/doi.org\/10.1145\/crossmark-policy","source":"Crossref","is-referenced-by-count":1,"title":["RapidStream IR: Infrastructure for FPGA High-Level Physical Synthesis"],"prefix":"10.1145","author":[{"ORCID":"https:\/\/orcid.org\/0000-0003-0751-8227","authenticated-orcid":false,"given":"Jason","family":"Lau","sequence":"first","affiliation":[{"name":"UCLA, Los Angeles, CA, United States"},{"name":"RapidStream Design Automation, Inc., Sunnyvale, CA, USA"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"ORCID":"https:\/\/orcid.org\/0000-0002-3749-2729","authenticated-orcid":false,"given":"Yuanlong","family":"Xiao","sequence":"additional","affiliation":[{"name":"RapidStream Design Automation, Inc., Sunnyvale, CA, USA"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"ORCID":"https:\/\/orcid.org\/0009-0005-5556-9514","authenticated-orcid":false,"given":"Yutong","family":"Xie","sequence":"additional","affiliation":[{"name":"RapidStream Design Automation, Inc., Sunnyvale, CA, USA"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"ORCID":"https:\/\/orcid.org\/0000-0002-5885-0425","authenticated-orcid":false,"given":"Yuze","family":"Chi","sequence":"additional","affiliation":[{"name":"RapidStream Design Automation, Inc., Sunnyvale, CA, USA"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"ORCID":"https:\/\/orcid.org\/0000-0002-7450-2842","authenticated-orcid":false,"given":"Linghao","family":"Song","sequence":"additional","affiliation":[{"name":"UCLA, Los Angeles, CA, USA"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"ORCID":"https:\/\/orcid.org\/0000-0002-6901-8837","authenticated-orcid":false,"given":"Shaojie","family":"Xiang","sequence":"additional","affiliation":[{"name":"Cornell University, Ithaca, NY, USA"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"ORCID":"https:\/\/orcid.org\/0000-0002-8004-2942","authenticated-orcid":false,"given":"Michael","family":"Lo","sequence":"additional","affiliation":[{"name":"UCLA, Los Angeles, CA, USA"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"ORCID":"https:\/\/orcid.org\/0000-0002-0778-0308","authenticated-orcid":false,"given":"Zhiru","family":"Zhang","sequence":"additional","affiliation":[{"name":"Cornell University, Ithaca, NY, USA"},{"name":"RapidStream Design Automation, Inc., Sunnyvale, CA, USA"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"ORCID":"https:\/\/orcid.org\/0000-0003-2887-6963","authenticated-orcid":false,"given":"Jason","family":"Cong","sequence":"additional","affiliation":[{"name":"UCLA, Los Angeles, CA, USA"},{"name":"RapidStream Design Automation, Inc., Sunnyvale, CA, USA"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"ORCID":"https:\/\/orcid.org\/0000-0002-0705-9510","authenticated-orcid":false,"given":"Licheng","family":"Guo","sequence":"additional","affiliation":[{"name":"RapidStream Design Automation, Inc., Sunnyvale, CA, USA"}],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"320","published-online":{"date-parts":[[2025,4,9]]},"reference":[{"key":"e_1_3_2_1_1_1","unstructured":"Advanced Micro Devices Inc. 2024. Versal Adaptive SoC Technical Reference Manual. https:\/\/docs.amd.com\/r\/en-US\/am011-versal-acap-trm"},{"key":"e_1_3_2_1_2_1","unstructured":"Advanced Micro Devices Inc. 2024. Vivado Design Suite User Guide: Designing with IP. https:\/\/docs.amd.com\/r\/en-US\/ug896-vivado-ip\/IP-Integrator"},{"key":"e_1_3_2_1_3_1","unstructured":"Advanced Micro Devices Inc. 2024. Xilinx Intellectual Property. https:\/\/www.xilinx.com\/products\/intellectual-property.html"},{"key":"e_1_3_2_1_4_1","doi-asserted-by":"publisher","DOI":"10.1145\/2228360.2228584"},{"key":"e_1_3_2_1_5_1","volume-title":"Yaml ain't markup language (yaml\u2122) version 1.1. Working Draft 2008 5, 11","author":"Ben-Kiki Oren","year":"2009","unstructured":"Oren Ben-Kiki, Clark Evans, and Brian Ingerson. 2009. Yaml ain't markup language (yaml\u2122) version 1.1. Working Draft 2008 5, 11 (2009)."},{"key":"e_1_3_2_1_6_1","doi-asserted-by":"publisher","DOI":"10.1016\/j.entcs.2009.07.026"},{"key":"e_1_3_2_1_7_1","doi-asserted-by":"publisher","DOI":"10.1145\/3034786.3056120"},{"key":"e_1_3_2_1_8_1","volume-title":"Understanding the Potential of FPGA-Based Spatial Acceleration for Large Language Model Inference. ACM Transactions on Reconfigurable Technology and Systems (Apr","author":"Chen Hongzheng","year":"2024","unstructured":"Hongzheng Chen, Jiahao Zhang, Yixiao Du, Shaojie Xiang, Zichao Yue, Niansong Zhang, Yaohui Cai, and Zhiru Zhang. 2024. Understanding the Potential of FPGA-Based Spatial Acceleration for Large Language Model Inference. ACM Transactions on Reconfigurable Technology and Systems (Apr 2024)."},{"key":"e_1_3_2_1_9_1","doi-asserted-by":"publisher","DOI":"10.1145\/3656401"},{"key":"e_1_3_2_1_10_1","doi-asserted-by":"publisher","DOI":"10.1145\/3530775"},{"key":"e_1_3_2_1_11_1","doi-asserted-by":"publisher","DOI":"10.1145\/3174243.3174268"},{"key":"e_1_3_2_1_12_1","doi-asserted-by":"publisher","DOI":"10.1145\/3543622.3573188"},{"key":"e_1_3_2_1_13_1","volume-title":"Cornell University: Building Sparse Linear Algebra Accelerators with HLS. Webinar. https:\/\/webinars.sw.siemens.com\/en-US\/cornell-university-building-sparse-linear-algebra-accelerators-with-hls\/","author":"Du Yixiao","year":"2024","unstructured":"Yixiao Du. 2024. Cornell University: Building Sparse Linear Algebra Accelerators with HLS. Webinar. https:\/\/webinars.sw.siemens.com\/en-US\/cornell-university-building-sparse-linear-algebra-accelerators-with-hls\/"},{"key":"e_1_3_2_1_14_1","unstructured":"EPFL Processor Architecture Laboratory. 2024. DHLS (Dynamic High-Level Synthesis) Compiler Based on MLIR. https:\/\/github.com\/EPFL-LAP\/dynamatic\/"},{"key":"e_1_3_2_1_15_1","first-page":"5","article-title":"An improved equivalence algorithm","volume":"7","author":"Galler Bernard A.","year":"1964","unstructured":"Bernard A. Galler and Michael J. Fisher. 1964. An improved equivalence algorithm. Commun. ACM 7, 5 (May 1964), 301--303.","journal-title":"Commun. ACM"},{"key":"e_1_3_2_1_16_1","unstructured":"Licheng Guo Yuze Chi Jason Lau Linghao Song Xingyu Tian Moazin Khatti Weikang Qiao Jie Wang Ecenur Ustun Zhenman Fang Zhiru Zhang and Jason Cong. 2023. TAPA: A Scalable Task-parallel Dataflow Programming Framework for Modern FPGAs with Co-optimization of HLS and Physical Design. ACM Transactions on Reconfigurable Technology and Systems Article 63 (Dec 2023)."},{"key":"e_1_3_2_1_17_1","doi-asserted-by":"publisher","DOI":"10.1145\/3431920.3439289"},{"key":"e_1_3_2_1_18_1","doi-asserted-by":"publisher","DOI":"10.1109\/DAC18072.2020.9218718"},{"key":"e_1_3_2_1_19_1","doi-asserted-by":"publisher","DOI":"10.1109\/FCCM.2019.00027"},{"key":"e_1_3_2_1_20_1","doi-asserted-by":"publisher","DOI":"10.1145\/3490422.3502361"},{"key":"e_1_3_2_1_21_1","unstructured":"Intel. 2024. Intel High Level Synthesis Compiler. https:\/\/www.intel.com\/content\/www\/us\/en\/software\/programmable\/quartus-prime\/hls-compiler.html."},{"key":"e_1_3_2_1_22_1","doi-asserted-by":"publisher","DOI":"10.1145\/3174243.3174264"},{"key":"e_1_3_2_1_23_1","doi-asserted-by":"publisher","DOI":"10.1145\/3373087.3375391"},{"key":"e_1_3_2_1_24_1","first-page":"2020","article-title":"JSON Schema: A Media Type for Describing JSON Documents. https:\/\/json-schema.org\/specification.html","author":"Schema JSON","year":"2020","unstructured":"JSON Schema. 2020. JSON Schema: A Media Type for Describing JSON Documents. https:\/\/json-schema.org\/specification.html. Draft 2020-12.","journal-title":"Draft"},{"key":"e_1_3_2_1_25_1","doi-asserted-by":"publisher","DOI":"10.1109\/FCCM57271.2023.00011"},{"key":"e_1_3_2_1_26_1","doi-asserted-by":"publisher","DOI":"10.1109\/CGO51591.2021.9370308"},{"key":"e_1_3_2_1_27_1","doi-asserted-by":"publisher","DOI":"10.1109\/FCCM.2018.00030"},{"key":"e_1_3_2_1_28_1","unstructured":"LLVM. [n. d.]. CIRCT: Circuit IR Compilers and Tools. https:\/\/circt.llvm.org\/."},{"key":"e_1_3_2_1_29_1","doi-asserted-by":"publisher","DOI":"10.1109\/ICFPT51103.2020.00027"},{"key":"e_1_3_2_1_30_1","doi-asserted-by":"publisher","DOI":"10.1109\/TCSI.2023.3298372"},{"key":"e_1_3_2_1_31_1","volume-title":"Proceedings of the 28th ACM International Conference on Architectural Support for Programming Languages and Operating Systems (ASPLOS '23)","author":"Majumder Kingshuk","year":"2024","unstructured":"Kingshuk Majumder and Uday Bondhugula. 2024. HIR: An MLIR-based Intermediate Representation for Hardware Accelerator Description. In Proceedings of the 28th ACM International Conference on Architectural Support for Programming Languages and Operating Systems (ASPLOS '23)."},{"key":"e_1_3_2_1_32_1","doi-asserted-by":"publisher","DOI":"10.1109\/FPL60245.2023.00043"},{"key":"e_1_3_2_1_33_1","doi-asserted-by":"publisher","DOI":"10.1109\/FPL60245.2023.00017"},{"key":"e_1_3_2_1_34_1","doi-asserted-by":"publisher","DOI":"10.1145\/3445814.3446712"},{"key":"e_1_3_2_1_35_1","volume-title":"Slang: SystemVerilog compiler and language services. https:\/\/github.com\/MikePopoloski\/slang.","author":"Popoloski Michael","year":"2024","unstructured":"Michael Popoloski. 2024. Slang: SystemVerilog compiler and language services. https:\/\/github.com\/MikePopoloski\/slang."},{"key":"e_1_3_2_1_36_1","doi-asserted-by":"crossref","unstructured":"Matthew J. Saltzman. 2002. Coin-OR: An Open-Source Library for Optimization. Springer US Boston MA 3--32.","DOI":"10.1007\/978-1-4615-1049-9_1"},{"key":"e_1_3_2_1_37_1","unstructured":"Siemens. 2024. Catapult High-Level Synthesis and Verification. https:\/\/static.sw.cdn.siemens.com\/siemens-disw-assets\/public\/2viQ3qHCWJQxzqSkwBauMQ\/en-US\/Siemens-SW-Catapult-HLS-HLV-Platform-FS-82981-D1.pdf"},{"key":"e_1_3_2_1_38_1","doi-asserted-by":"publisher","DOI":"10.1145\/640128.604132"},{"key":"e_1_3_2_1_39_1","doi-asserted-by":"publisher","DOI":"10.1109\/FCCM.2010.28"},{"key":"e_1_3_2_1_40_1","doi-asserted-by":"publisher","DOI":"10.1145\/3431920.3439292"},{"key":"e_1_3_2_1_41_1","volume-title":"Proceedings of the 21st Austrian Workshop on Microelectronics (Austrochip).","author":"Wolf Clifford","year":"2013","unstructured":"Clifford Wolf, Johann Glaser, and Johannes Kepler. 2013. Yosys: A free Verilog synthesis suite. In Proceedings of the 21st Austrian Workshop on Microelectronics (Austrochip)."},{"key":"e_1_3_2_1_42_1","doi-asserted-by":"publisher","DOI":"10.1109\/FPL57034.2022.00022"},{"key":"e_1_3_2_1_43_1","doi-asserted-by":"publisher","DOI":"10.1145\/3617837"},{"key":"e_1_3_2_1_44_1","doi-asserted-by":"publisher","DOI":"10.1109\/HPCA53966.2022.00060"},{"key":"e_1_3_2_1_45_1","doi-asserted-by":"publisher","DOI":"10.1145\/3626202.3637562"}],"event":{"name":"ICCAD '24: 43rd IEEE\/ACM International Conference on Computer-Aided Design","sponsor":["SIGDA ACM Special Interest Group on Design Automation","IEEE CAS","IEEE CEDA","IEEE EDS"],"location":"Newark Liberty International Airport Marriott New York NY USA","acronym":"ICCAD '24"},"container-title":["Proceedings of the 43rd IEEE\/ACM International Conference on Computer-Aided Design"],"original-title":[],"link":[{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/3676536.3676649","content-type":"unspecified","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/dl.acm.org\/doi\/pdf\/10.1145\/3676536.3676649","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,6,18]],"date-time":"2025-06-18T23:43:56Z","timestamp":1750290236000},"score":1,"resource":{"primary":{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/3676536.3676649"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2024,10,27]]},"references-count":45,"alternative-id":["10.1145\/3676536.3676649","10.1145\/3676536"],"URL":"https:\/\/doi.org\/10.1145\/3676536.3676649","relation":{},"subject":[],"published":{"date-parts":[[2024,10,27]]},"assertion":[{"value":"2025-04-09","order":3,"name":"published","label":"Published","group":{"name":"publication_history","label":"Publication History"}}]}}