{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,3,11]],"date-time":"2026-03-11T16:30:21Z","timestamp":1773246621322,"version":"3.50.1"},"publisher-location":"New York, NY, USA","reference-count":52,"publisher":"ACM","license":[{"start":{"date-parts":[[2024,10,27]],"date-time":"2024-10-27T00:00:00Z","timestamp":1729987200000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/www.acm.org\/publications\/policies\/copyright_policy#Background"}],"funder":[{"name":"Swiss State Secretariat for Education, Research and Innovation","award":["MB22.00057"],"award-info":[{"award-number":["MB22.00057"]}]}],"content-domain":{"domain":["dl.acm.org"],"crossmark-restriction":true},"short-container-title":[],"published-print":{"date-parts":[[2024,10,27]]},"DOI":"10.1145\/3676536.3676658","type":"proceedings-article","created":{"date-parts":[[2025,4,9]],"date-time":"2025-04-09T12:53:56Z","timestamp":1744203236000},"page":"1-9","update-policy":"https:\/\/doi.org\/10.1145\/crossmark-policy","source":"Crossref","is-referenced-by-count":4,"title":["HybriDIFT: Scalable Memory-Aware Dynamic Information Flow Tracking for Hardware"],"prefix":"10.1145","author":[{"ORCID":"https:\/\/orcid.org\/0000-0002-0872-5562","authenticated-orcid":false,"given":"Flavien","family":"Solt","sequence":"first","affiliation":[{"name":"ETH Zurich, Zurich, Switzerland"}]},{"ORCID":"https:\/\/orcid.org\/0000-0002-8588-7100","authenticated-orcid":false,"given":"Kaveh","family":"Razavi","sequence":"additional","affiliation":[{"name":"ETH Zurich, Zurich, Switzerland"}]}],"member":"320","published-online":{"date-parts":[[2025,4,9]]},"reference":[{"key":"e_1_3_2_1_1_1","volume-title":"Rememberr: Leveraging microprocessor errata for design testing and validation,\" in MICRO","author":"Solt F.","year":"2022","unstructured":"F. Solt, P. Jattke, and K. Razavi, \"Rememberr: Leveraging microprocessor errata for design testing and validation,\" in MICRO, 2022."},{"key":"e_1_3_2_1_2_1","volume-title":"Morfuzz: Fuzzing processor via runtime instruction morphing enhanced synchronizable co-simulation,\" in USENIX Security","author":"Xu J.","year":"2023","unstructured":"J. Xu, Y. Liu, S. He, H. Lin, Y. Zhou, and C. Wang, \"Morfuzz: Fuzzing processor via runtime instruction morphing enhanced synchronizable co-simulation,\" in USENIX Security, 2023."},{"key":"e_1_3_2_1_3_1","volume-title":"Thehuzz: Instruction fuzzing of processors using golden-reference models for finding software-exploitable vulnerabilities,\" in USENIX Security","author":"Kande R.","year":"2022","unstructured":"R. Kande, A. Crump, G. Persyn, P. Jauernig, A.-R. Sadeghi, A. Tyagi, and J. Rajendran, \"Thehuzz: Instruction fuzzing of processors using golden-reference models for finding software-exploitable vulnerabilities,\" in USENIX Security, 2022."},{"key":"e_1_3_2_1_4_1","volume-title":"Difuzzrtl: Differential fuzz testing to find cpu bugs,\" in IEEE SP","author":"Hur J.","year":"2021","unstructured":"J. Hur, S. Song, D. Kwon, E. Baek, J. Kim, and B. Lee, \"Difuzzrtl: Differential fuzz testing to find cpu bugs,\" in IEEE SP, 2021."},{"key":"e_1_3_2_1_5_1","volume-title":"Cascade: Cpu fuzzing via intricate program generation,\" USENIX Security","author":"Solt F.","year":"2024","unstructured":"F. Solt, K. Ceesay-Seitz, and K. Razavi, \"Cascade: Cpu fuzzing via intricate program generation,\" USENIX Security, 2024."},{"key":"e_1_3_2_1_6_1","volume-title":"Processorfuzz: Processor fuzzing with control and status registers guidance,\" in HOST","author":"Canakci S.","year":"2023","unstructured":"S. Canakci, C. Rajapaksha, L. Delshadtehrani, A. Nataraja, M. B. Taylor, M. Egele, and A. Joshi, \"Processorfuzz: Processor fuzzing with control and status registers guidance,\" in HOST, 2023."},{"key":"e_1_3_2_1_7_1","volume-title":"Cellift: Leveraging cells for scalable and precise dynamic information flow tracking in rtl,\" in USENIX Security","author":"Solt F.","year":"2022","unstructured":"F. Solt, B. Gras, and K. Razavi, \"Cellift: Leveraging cells for scalable and precise dynamic information flow tracking in rtl,\" in USENIX Security, 2022."},{"key":"e_1_3_2_1_8_1","volume-title":"Complete information flow tracking from the gates up,\" in ASPLOS","author":"Tiwari M.","year":"2009","unstructured":"M. Tiwari, H. M. Wassel, B. Mazloom, S. Mysore, F. T. Chong, and T. Sherwood, \"Complete information flow tracking from the gates up,\" in ASPLOS, 2009."},{"key":"e_1_3_2_1_9_1","volume-title":"The cost of application-class processing: Energy and performance analysis of a linux-ready 1.7-ghz 64-bit risc-v core in 22-nm fdsoi technology,\" IEEE VLSI","author":"Zaruba F.","year":"2019","unstructured":"F. Zaruba and L. Benini, \"The cost of application-class processing: Energy and performance analysis of a linux-ready 1.7-ghz 64-bit risc-v core in 22-nm fdsoi technology,\" IEEE VLSI, 2019."},{"key":"e_1_3_2_1_10_1","doi-asserted-by":"publisher","DOI":"10.1109\/ISCA45697.2020.00016"},{"key":"e_1_3_2_1_11_1","volume-title":"Information flow isolation in i2c and usb,\" in DAC","author":"Oberg J.","year":"2011","unstructured":"J. Oberg, W. Hu, A. Irturk, M. Tiwari, T. Sherwood, and R. Kastner, \"Information flow isolation in i2c and usb,\" in DAC, 2011."},{"key":"e_1_3_2_1_12_1","volume-title":"Hardware information flow tracking,\" ACM CSUR","author":"Hu W.","year":"2021","unstructured":"W. Hu, A. Ardeshiricham, and R. Kastner, \"Hardware information flow tracking,\" ACM CSUR, 2021."},{"key":"e_1_3_2_1_13_1","volume-title":"Leveraging gatelevel properties to identify hardware timing channels,\" TCAD","author":"Oberg J.","year":"2014","unstructured":"J. Oberg, S. Meiklejohn, T. Sherwood, and R. Kastner, \"Leveraging gatelevel properties to identify hardware timing channels,\" TCAD, 2014."},{"key":"e_1_3_2_1_14_1","volume-title":"Property specific information flow analysis for hardware security verification,\" in ICCAD","author":"Hu W.","year":"2018","unstructured":"W. Hu, A. Ardeshiricham, M. S. Gobulukoglu, X. Wang, and R. Kastner, \"Property specific information flow analysis for hardware security verification,\" in ICCAD, 2018."},{"key":"e_1_3_2_1_15_1","volume-title":"Gate-level information flow tracking for security lattices,\" TODAES","author":"Hu W.","year":"2014","unstructured":"W. Hu, D. Mu, J. Oberg, B. Mao, M. Tiwari, T. Sherwood, and R. Kastner, \"Gate-level information flow tracking for security lattices,\" TODAES, 2014."},{"key":"e_1_3_2_1_16_1","doi-asserted-by":"publisher","DOI":"10.1145\/2966986.2967046"},{"key":"e_1_3_2_1_17_1","volume-title":"Expanding gate level information flow tracking for multilevel security,\" IEEE Embedded Systems Letters","author":"Hu W.","year":"2013","unstructured":"W. Hu, J. Oberg, J. Barrientos, D. Mu, and R. Kastner, \"Expanding gate level information flow tracking for multilevel security,\" IEEE Embedded Systems Letters, 2013."},{"key":"e_1_3_2_1_18_1","volume-title":"Register transfer level information flow tracking for provably secure hardware design,\" in DATE","author":"Ardeshiricham A.","year":"2017","unstructured":"A. Ardeshiricham, W. Hu, J. Marxen, and R. Kastner, \"Register transfer level information flow tracking for provably secure hardware design,\" in DATE, 2017."},{"key":"e_1_3_2_1_19_1","volume-title":"Meltdown: Reading kernel memory from user space,\" in USENIX Security","author":"Lipp M.","year":"2018","unstructured":"M. Lipp, M. Schwarz, D. Gruss, T. Prescher, W. Haas, A. Fogh, J. Horn, S. Mangard, P. Kocher, D. Genkin, Y. Yarom, and M. Hamburg, \"Meltdown: Reading kernel memory from user space,\" in USENIX Security, 2018."},{"key":"e_1_3_2_1_20_1","unstructured":"I. C. Society \"Ieee standard for verilog hardware description language \" IEEE 2006."},{"key":"e_1_3_2_1_21_1","volume-title":"Yosys-a free verilog synthesis suite,\" in Austrochip","author":"Wolf C.","year":"2013","unstructured":"C. Wolf, J. Glaser, and J. Kepler, \"Yosys-a free verilog synthesis suite,\" in Austrochip, 2013."},{"key":"e_1_3_2_1_22_1","volume-title":"Clepsydra: Modeling timing flows in hardware designs,\" in ICCAD","author":"Ardeshiricham A.","year":"2017","unstructured":"A. Ardeshiricham, W. Hu, and R. Kastner, \"Clepsydra: Modeling timing flows in hardware designs,\" in ICCAD, 2017."},{"key":"e_1_3_2_1_24_1","volume-title":"UC Berkeley","author":"Asanovic K.","year":"2015","unstructured":"K. Asanovic, D. A. Patterson, and C. Celio, \"The berkeley out-of-order machine (boom): An industry-competitive, synthesizable, parameterized risc-v processor,\" tech. rep., UC Berkeley, 2015."},{"key":"e_1_3_2_1_25_1","volume-title":"Power, area, and performance optimization of standard cell memory arrays through controlled placement,\" TODAES","author":"Teman A.","year":"2016","unstructured":"A. Teman, D. Rossi, P. Meinerzhagen, L. Benini, and A. Burg, \"Power, area, and performance optimization of standard cell memory arrays through controlled placement,\" TODAES, 2016."},{"key":"e_1_3_2_1_26_1","volume-title":"Towards generic low-power area-efficient standard cell based memory architectures,\" in MWSCAS","author":"Meinerzhagen P.","year":"2010","unstructured":"P. Meinerzhagen, C. Roth, and A. Burg, \"Towards generic low-power area-efficient standard cell based memory architectures,\" in MWSCAS, 2010."},{"key":"e_1_3_2_1_27_1","volume-title":"Benchmarking of standard-cell based memories in the sub-v_t domain in 65-nm cmos technology,\" IEEE CASS","author":"Meinerzhagen P.","year":"2011","unstructured":"P. Meinerzhagen, S. Y. Sherazi, A. Burg, and J. N. Rodrigues, \"Benchmarking of standard-cell based memories in the sub-v_t domain in 65-nm cmos technology,\" IEEE CASS, 2011."},{"key":"e_1_3_2_1_28_1","volume-title":"Protrr: Principled yet optimal in-dram target row refresh,\" in IEEE SP","author":"Marazzi M.","year":"2022","unstructured":"M. Marazzi, P. Jattke, F. Solt, and K. Razavi, \"Protrr: Principled yet optimal in-dram target row refresh,\" in IEEE SP, 2022."},{"key":"e_1_3_2_1_29_1","volume-title":"Detecting hardware trojans with gate-level information-flow tracking,\" Computer","author":"Hu W.","year":"2016","unstructured":"W. Hu, B. Mao, J. Oberg, and R. Kastner, \"Detecting hardware trojans with gate-level information-flow tracking,\" Computer, 2016."},{"key":"e_1_3_2_1_30_1","volume-title":"A practical testing framework for isolating hardware timing channels,\" in DATE","author":"Oberg J.","year":"2013","unstructured":"J. Oberg, S. Meiklejohn, T. Sherwood, and R. Kastner, \"A practical testing framework for isolating hardware timing channels,\" in DATE, 2013."},{"key":"e_1_3_2_1_31_1","volume-title":"A hardware-based technique for efficient implicit information flow tracking,\" in ICCAD","author":"Shin J.","year":"2016","unstructured":"J. Shin, H. Zhang, J. Lee, I. Heo, Y.-Y. Chen, R. Lee, and Y. Paek, \"A hardware-based technique for efficient implicit information flow tracking,\" in ICCAD, 2016."},{"key":"e_1_3_2_1_32_1","volume-title":"Static information flow analysis with handling of implicit flows and a study on effects of implicit flows vs explicit flows,\" in CSMR","author":"Liu Y.","year":"2010","unstructured":"Y. Liu and A. Milanova, \"Static information flow analysis with handling of implicit flows and a study on effects of implicit flows vs explicit flows,\" in CSMR, 2010."},{"key":"e_1_3_2_1_33_1","volume-title":"Implicit flows: Can't live with 'em, can't live without 'em,\" in ICISS","author":"King D.","year":"2008","unstructured":"D. King, B. Hicks, M. Hicks, and T. Jaeger, \"Implicit flows: Can't live with 'em, can't live without 'em,\" in ICISS, 2008."},{"key":"e_1_3_2_1_34_1","volume-title":"Taintdroid: an information-flow tracking system for realtime privacy monitoring on smartphones,\" TOCS","author":"Enck W.","year":"2014","unstructured":"W. Enck, P. Gilbert, S. Han, V. Tendulkar, B.-G. Chun, L. P. Cox, J. Jung, P. McDaniel, and A. N. Sheth, \"Taintdroid: an information-flow tracking system for realtime privacy monitoring on smartphones,\" TOCS, 2014."},{"key":"e_1_3_2_1_35_1","volume-title":"Implicit flows in malicious and non-malicious code,\" in Logics and Languages for Reliability and Security","author":"Russo A.","year":"2010","unstructured":"A. Russo, A. Sabelfeld, and K. Li, \"Implicit flows in malicious and non-malicious code,\" in Logics and Languages for Reliability and Security, 2010."},{"key":"e_1_3_2_1_36_1","doi-asserted-by":"publisher","DOI":"10.1145\/3240765.3240842"},{"key":"e_1_3_2_1_37_1","volume-title":"Chipyard: Integrated design, simulation, and implementation framework for custom socs,\" MICRO","author":"Amid A.","year":"2020","unstructured":"A. Amid, D. Biancolin, A. Gonzalez, D. Grubb, S. Karandikar, H. Liew, A. Magyar, H. Mao, A. Ou, N. Pemberton, et al., \"Chipyard: Integrated design, simulation, and implementation framework for custom socs,\" MICRO, 2020."},{"key":"e_1_3_2_1_38_1","volume-title":"Quentin: an ultra-low-power pulpissimo soc in 22nm fdx,\" in S3S","author":"Schiavone P. D.","year":"2018","unstructured":"P. D. Schiavone, D. Rossi, A. Pullini, A. Di Mauro, F. Conti, and L. Benini, \"Quentin: an ultra-low-power pulpissimo soc in 22nm fdx,\" in S3S, 2018."},{"key":"e_1_3_2_1_39_1","volume-title":"Hardfails: Insights into software-exploitable hardware bugs,\" in USENIX Security","author":"Dessouky G.","year":"2019","unstructured":"G. Dessouky, D. Gens, P. Haney, G. Persyn, A. Kanuparthi, H. Khattri, J. M. Fung, A.-R. Sadeghi, and J. Rajendran, \"Hardfails: Insights into software-exploitable hardware bugs,\" in USENIX Security, 2019."},{"key":"e_1_3_2_1_40_1","volume-title":"Spectre attacks: Exploiting speculative execution,\" in IEEE SP","author":"Kocher P.","year":"2019","unstructured":"P. Kocher, J. Horn, A. Fogh, D. Genkin, D. Gruss, W. Haas, M. Hamburg, M. Lipp, S. Mangard, T. Prescher, et al., \"Spectre attacks: Exploiting speculative execution,\" in IEEE SP, 2019."},{"key":"e_1_3_2_1_41_1","volume-title":"Reverse engineering word-level models from look-up table netlists,\" in ISQED","author":"Narayanan R. V.","year":"2023","unstructured":"R. V. Narayanan, A. N. Venkatesan, K. Pula, S. Muthukumaran, and R. Vemuri, \"Reverse engineering word-level models from look-up table netlists,\" in ISQED, 2023."},{"key":"e_1_3_2_1_42_1","volume-title":"Word-level structure identification in fpga designs using cell proximity information,\" in VLSID","author":"Nathamuni-Venkatesan A.","year":"2023","unstructured":"A. Nathamuni-Venkatesan, R.-V. Narayanan, K. Pula, S. Muthukumaran, and R. Vemuri, \"Word-level structure identification in fpga designs using cell proximity information,\" in VLSID, 2023."},{"key":"e_1_3_2_1_43_1","volume-title":"Reverse engineering of rtl controllers from lookup table netlists,\" in ISVLSI","author":"Muthukumaran S.","year":"2023","unstructured":"S. Muthukumaran, A. N. Venkatesan, K. Pula, R. V. Narayanan, R. Vemuri, and J. Emmert, \"Reverse engineering of rtl controllers from lookup table netlists,\" in ISVLSI, 2023."},{"key":"e_1_3_2_1_44_1","volume-title":"A survey on chip to system reverse engineering,\" JETC","author":"Quadir S. E.","year":"2016","unstructured":"S. E. Quadir, J. Chen, D. Forte, N. Asadizanjani, S. Shahbazmohamadi, L. Wang, J. Chandy, and M. Tehranipoor, \"A survey on chip to system reverse engineering,\" JETC, 2016."},{"key":"e_1_3_2_1_45_1","volume-title":"A reverse engineering-based framework assisting hardware trojan detection for encrypted ips,\" in IMCCC","author":"Zhang T.","year":"2018","unstructured":"T. Zhang, J. Wang, and Z. Chen, \"A reverse engineering-based framework assisting hardware trojan detection for encrypted ips,\" in IMCCC, 2018."},{"key":"e_1_3_2_1_46_1","author":"Danesh W.","year":"2021","unstructured":"W. Danesh, J. Banago, and M. Rahman, \"Turning the table: Using bit-stream reverse engineering to detect fpga trojans,\" Journal of Hardware and Systems Security, 2021.","journal-title":"\"Turning the table: Using bit-stream reverse engineering to detect fpga trojans,\" Journal of Hardware and Systems Security"},{"key":"e_1_3_2_1_47_1","volume-title":"A look at the dark side of hardware reverse engineering-a case study,\" in IVSW","author":"Wallat S.","year":"2017","unstructured":"S. Wallat, M. Fyrbiak, M. Schl\u00f6gel, and C. Paar, \"A look at the dark side of hardware reverse engineering-a case study,\" in IVSW, 2017."},{"key":"e_1_3_2_1_48_1","volume-title":"Vital: Verifying trojan-free physical layouts through hardware reverse engineering,\" in PAINE","author":"Ludwig M.","year":"2021","unstructured":"M. Ludwig, A.-C. Bette, and B. Lippmann, \"Vital: Verifying trojan-free physical layouts through hardware reverse engineering,\" in PAINE, 2021."},{"key":"e_1_3_2_1_49_1","volume-title":"Hardware reverse engineering: Overview and open challenges,\" in IVSW","author":"Fyrbiak M.","year":"2017","unstructured":"M. Fyrbiak, S. Strau\u00df, C. Kison, S. Wallat, M. Elson, N. Rummel, and C. Paar, \"Hardware reverse engineering: Overview and open challenges,\" in IVSW, 2017."},{"key":"e_1_3_2_1_50_1","volume-title":"Deobfuscation based on semantic equivalence,\" in SSPREW","author":"Tofighi-Shirazi R.","year":"2018","unstructured":"R. Tofighi-Shirazi, M. Christofi, P. Elbaz-Vincent, and T.-H. Le, \"Dose: Deobfuscation based on semantic equivalence,\" in SSPREW, 2018."},{"key":"e_1_3_2_1_51_1","volume-title":"Design obfuscation versus test,\" in ETS","author":"Farahmandi F.","year":"2020","unstructured":"F. Farahmandi, O. Sinanoglu, R. Blanton, and S. Pagliarini, \"Design obfuscation versus test,\" in ETS, 2020."},{"key":"e_1_3_2_1_52_1","volume-title":"Netlist reverse engineering for high-level functionality reconstruction,\" in ASP","author":"Meade T.","year":"2016","unstructured":"T. Meade, S. Zhang, and Y. Jin, \"Netlist reverse engineering for high-level functionality reconstruction,\" in ASP, 2016."},{"key":"e_1_3_2_1_53_1","volume-title":"Reverse engineering digital circuits using functional analysis,\" in DATE","author":"Subramanyan P.","year":"2013","unstructured":"P. Subramanyan, N. Tsiskaridze, K. Pasricha, D. Reisman, A. Susnea, and S. Malik, \"Reverse engineering digital circuits using functional analysis,\" in DATE, 2013."}],"event":{"name":"ICCAD '24: 43rd IEEE\/ACM International Conference on Computer-Aided Design","location":"Newark Liberty International Airport Marriott New York NY USA","acronym":"ICCAD '24","sponsor":["SIGDA ACM Special Interest Group on Design Automation","IEEE CAS","IEEE CEDA","IEEE EDS"]},"container-title":["Proceedings of the 43rd IEEE\/ACM International Conference on Computer-Aided Design"],"original-title":[],"link":[{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/3676536.3676658","content-type":"unspecified","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/dl.acm.org\/doi\/pdf\/10.1145\/3676536.3676658","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,6,18]],"date-time":"2025-06-18T23:43:57Z","timestamp":1750290237000},"score":1,"resource":{"primary":{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/3676536.3676658"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2024,10,27]]},"references-count":52,"alternative-id":["10.1145\/3676536.3676658","10.1145\/3676536"],"URL":"https:\/\/doi.org\/10.1145\/3676536.3676658","relation":{},"subject":[],"published":{"date-parts":[[2024,10,27]]},"assertion":[{"value":"2025-04-09","order":3,"name":"published","label":"Published","group":{"name":"publication_history","label":"Publication History"}}]}}