{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,3,14]],"date-time":"2026-03-14T22:07:14Z","timestamp":1773526034200,"version":"3.50.1"},"publisher-location":"New York, NY, USA","reference-count":40,"publisher":"ACM","license":[{"start":{"date-parts":[[2024,10,27]],"date-time":"2024-10-27T00:00:00Z","timestamp":1729987200000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/www.acm.org\/publications\/policies\/copyright_policy#Background"}],"content-domain":{"domain":["dl.acm.org"],"crossmark-restriction":true},"short-container-title":[],"published-print":{"date-parts":[[2024,10,27]]},"DOI":"10.1145\/3676536.3676664","type":"proceedings-article","created":{"date-parts":[[2025,4,9]],"date-time":"2025-04-09T12:53:56Z","timestamp":1744203236000},"page":"1-9","update-policy":"https:\/\/doi.org\/10.1145\/crossmark-policy","source":"Crossref","is-referenced-by-count":3,"title":["Joint Placement Optimization for Hierarchical Analog\/Mixed-Signal Circuits"],"prefix":"10.1145","author":[{"ORCID":"https:\/\/orcid.org\/0000-0001-6201-6110","authenticated-orcid":false,"given":"Xiaohan","family":"Gao","sequence":"first","affiliation":[{"name":"Peking University, Beijing, China"}]},{"ORCID":"https:\/\/orcid.org\/0009-0004-2763-545X","authenticated-orcid":false,"given":"Haoyi","family":"Zhang","sequence":"additional","affiliation":[{"name":"Peking University, Beijing, China"}]},{"ORCID":"https:\/\/orcid.org\/0009-0001-0131-6694","authenticated-orcid":false,"given":"Bingyang","family":"Liu","sequence":"additional","affiliation":[{"name":"Peking University, Beijing, China"}]},{"ORCID":"https:\/\/orcid.org\/0000-0002-0977-2774","authenticated-orcid":false,"given":"Yibo","family":"Lin","sequence":"additional","affiliation":[{"name":"Peking University, Beijing, China"}]},{"ORCID":"https:\/\/orcid.org\/0000-0002-7514-0767","authenticated-orcid":false,"given":"Runsheng","family":"Wang","sequence":"additional","affiliation":[{"name":"Peking University, Beijing, China"}]},{"ORCID":"https:\/\/orcid.org\/0000-0002-8146-4821","authenticated-orcid":false,"given":"Ru","family":"Huang","sequence":"additional","affiliation":[{"name":"Peking University, Beijing, China"}]}],"member":"320","published-online":{"date-parts":[[2025,4,9]]},"reference":[{"key":"e_1_3_2_1_1_1","first-page":"496","article-title":"Towards decrypting the art of analog layout: Placement quality prediction via transfer learning","author":"Liu M.","year":"2020","unstructured":"M. Liu, K. Zhu, J. Gu et al., \"Towards decrypting the art of analog layout: Placement quality prediction via transfer learning,\" in Proc. DATE, 2020, pp. 496--501.","journal-title":"Proc. DATE"},{"key":"e_1_3_2_1_2_1","first-page":"1","volume-title":"DAC","author":"Kunal K.","year":"2019","unstructured":"K. Kunal, M. Madhusudan, A. K. Sharma et al., \"Invited: Align - open-source analog layout automation from the ground up,\" in Proc. DAC, 2019, pp. 1--4."},{"key":"e_1_3_2_1_3_1","first-page":"1","volume-title":"ICCAD","author":"Xu B.","year":"2019","unstructured":"B. Xu, K. Zhu, M. Liu et al., \"Magical: Toward fully automated analog ic layout leveraging human and machine intelligence: Invited paper,\" in Proc. ICCAD, 2019, pp. 1--8."},{"key":"e_1_3_2_1_4_1","first-page":"1","article-title":"Hierarchical analog and mixed-signal circuit placement considering system signal flow","author":"Zhu K.","year":"2022","unstructured":"K. Zhu, H. Chen, M. Liu et al., \"Hierarchical analog and mixed-signal circuit placement considering system signal flow,\" IEEE TCAD, pp. 1--1, 2022.","journal-title":"IEEE TCAD"},{"key":"e_1_3_2_1_5_1","first-page":"148","article-title":"A charge flow formulation for guiding analog\/mixed-signal placement","author":"Dhar T.","year":"2022","unstructured":"T. Dhar, R. S, J. Poojary et al., \"A charge flow formulation for guiding analog\/mixed-signal placement,\" in Proc. DATE, 2022, pp. 148--153.","journal-title":"Proc. DATE"},{"key":"e_1_3_2_1_6_1","doi-asserted-by":"publisher","DOI":"10.1145\/2429384.2429516"},{"key":"e_1_3_2_1_7_1","first-page":"1","volume-title":"ICCAD","author":"Zhu K.","year":"2020","unstructured":"K. Zhu, H. Chen, M. Liu et al., \"Effective analog\/mixed-signal circuit placement considering system signal flow,\" in Proc. ICCAD, 2020, pp. 1--9."},{"key":"e_1_3_2_1_8_1","volume-title":"Lee et al., \"Demixgen: Deterministic mixed-signal layout generation with separated analog and digital signal paths,\" IEEE TCAD","author":"Lin M. P.-H.","unstructured":"M. P.-H. Lin, P.-H. Chang, S.-Y. Lee et al., \"Demixgen: Deterministic mixed-signal layout generation with separated analog and digital signal paths,\" IEEE TCAD, vol. 35, no. 8, 2016."},{"key":"e_1_3_2_1_9_1","first-page":"305","volume-title":"ASPDAC","author":"Nakatake S.","year":"2010","unstructured":"S. Nakatake, M. Kawakita, T. Ito et al., \"Regularity-oriented analog placement with diffusion sharing and well island generation,\" in Proc. ASPDAC, 2010, pp. 305--311."},{"key":"e_1_3_2_1_10_1","first-page":"512","volume-title":"ICCAD","author":"Chou P.-Y.","year":"2011","unstructured":"P.-Y. Chou, H.-C. Ou, and Y.-W. Chang, \"Heterogeneous b*-trees for analog placement with symmetry and regularity considerations,\" in Proc. ICCAD, 2011, pp. 512--516."},{"key":"e_1_3_2_1_11_1","doi-asserted-by":"publisher","DOI":"10.1109\/4.75012"},{"key":"e_1_3_2_1_12_1","first-page":"1","volume-title":"DAC","author":"Lu Y.-S.","year":"2018","unstructured":"Y.-S. Lu, Y.-H. Chang, and Y.-W. Chang, \"Wb-trees: A meshed tree representation for finfet analog layout designs,\" in Proc. DAC, 2018, pp. 1--6."},{"key":"e_1_3_2_1_13_1","volume-title":"ISPD","author":"Rutenbar R. A.","year":"2015","unstructured":"R. A. Rutenbar, \"Analog circuit and layout synthesis revisited,\" in Proc. ISPD, 2015."},{"key":"e_1_3_2_1_14_1","first-page":"154","article-title":"Are analytical techniques worthwhile for analog ic placement?","author":"Lin Y.","year":"2022","unstructured":"Y. Lin, Y. Li, D. Fang et al., \"Are analytical techniques worthwhile for analog ic placement?\" in Proc. DATE, 2022, pp. 154--159.","journal-title":"Proc. DATE"},{"key":"e_1_3_2_1_15_1","first-page":"50","volume-title":"DAC","author":"Lin P.-H.","year":"2008","unstructured":"P.-H. Lin and S.-C. Lin, \"Analog placement based on hierarchical module clustering,\" in Proc. DAC, 2008, pp. 50--55."},{"key":"e_1_3_2_1_16_1","first-page":"55","volume-title":"ISPD","author":"Xu B.","year":"2017","unstructured":"B. Xu, S. Li, X. Xu et al., \"Hierarchical and analytical placement techniques for high-performance analog circuits,\" in Proc. ISPD, 2017, p. 55--62."},{"key":"e_1_3_2_1_17_1","first-page":"1","volume-title":"ICCAD","author":"Li Y.","year":"2020","unstructured":"Y. Li, Y. Lin, M. Madhusudan et al., \"A customized graph neural network model for guiding analog ic placement,\" in Proc. ICCAD, 2020, pp. 1--9."},{"key":"e_1_3_2_1_18_1","doi-asserted-by":"publisher","DOI":"10.1145\/2330163.2330319"},{"key":"e_1_3_2_1_19_1","first-page":"1","volume-title":"DAC","author":"Ou H.-C.","year":"2013","unstructured":"H.-C. Ou, H.-C. Chang Chien, and Y.-W. Chang, \"Simultaneous analog placement and routing with current flow and current density considerations,\" in Proc. DAC, 2013, pp. 1--6."},{"key":"e_1_3_2_1_20_1","first-page":"1","volume-title":"DAC","author":"Patyal A.","year":"2018","unstructured":"A. Patyal, P.-C. Pan, A. K.A. et al., \"Analog placement with current flow and symmetry constraints using pcp-sp,\" in Proc. DAC, 2018, pp. 1--6."},{"key":"e_1_3_2_1_21_1","doi-asserted-by":"publisher","DOI":"10.1109\/4.18603"},{"key":"e_1_3_2_1_22_1","first-page":"71","volume-title":"ISPD","author":"Lin C.","year":"2012","unstructured":"C. Lin, C. Lu, J. Lin et al., \"Routability-driven placement algorithm for analog integrated circuits,\" in Proc. ISPD, 2012, pp. 71--78."},{"key":"e_1_3_2_1_23_1","first-page":"160","article-title":"Routability-aware placement for advanced finfet mixed-signal circuits using satisfiability modulo theories","author":"Chen H.","year":"2022","unstructured":"H. Chen, W. J. Turner, D. Z. Pan et al., \"Routability-aware placement for advanced finfet mixed-signal circuits using satisfiability modulo theories,\" in Proc. DATE, 2022, pp. 160--165.","journal-title":"Proc. DATE"},{"key":"e_1_3_2_1_24_1","first-page":"292","volume-title":"DAC","author":"Lin C.-W.","year":"2010","unstructured":"C.-W. Lin, J.-M. Lin, C.-P. Huang et al., \"Performance-driven analog placement considering boundary constraint,\" in Proc. DAC, 2010, pp. 292--297."},{"issue":"1","key":"e_1_3_2_1_25_1","first-page":"85","article-title":"Simultaneous handling of symmetry, common centroid, and general placement constraints","volume":"30","author":"Ma Q.","year":"2011","unstructured":"Q. Ma, L. Xiao, Y.-C. Tam et al., \"Simultaneous handling of symmetry, common centroid, and general placement constraints,\" IEEE TCAD, vol. 30, no. 1, pp. 85--95, 2011.","journal-title":"IEEE TCAD"},{"key":"e_1_3_2_1_26_1","first-page":"497","volume-title":"ICCAD","author":"Balasa F.","year":"2002","unstructured":"F. Balasa, S. Maruvada, and K. Krishnamoorthy, \"Efficient solution space exploration based on segment trees in analog placement with symmetry constraints,\" in Proc. ICCAD, 2002, pp. 497--502."},{"key":"e_1_3_2_1_27_1","volume-title":"ISPD","author":"Xu B.","year":"2019","unstructured":"B. Xu, S. Li, C.-W. Pui et al., \"Device layer-aware analytical placement for analog circuits,\" in Proc. ISPD, 2019."},{"issue":"5","key":"e_1_3_2_1_28_1","first-page":"863","article-title":"Algorithmic aspects of one-dimensional layout compaction","volume":"6","author":"Doenhardt J.","year":"1987","unstructured":"J. Doenhardt and T. Lengauer, \"Algorithmic aspects of one-dimensional layout compaction,\" IEEE TCAD, vol. 6, no. 5, pp. 863--878, 1987.","journal-title":"IEEE TCAD"},{"key":"e_1_3_2_1_29_1","volume-title":"Guaranteed bounds on information-theoretic measures of univariate mixtures using piecewise log-sum-exp inequalities,\" Entropy","author":"Nielsen F.","unstructured":"F. Nielsen and K. Sun, \"Guaranteed bounds on information-theoretic measures of univariate mixtures using piecewise log-sum-exp inequalities,\" Entropy, vol. 18, no. 12, 2016."},{"key":"e_1_3_2_1_30_1","volume-title":"Non-linear optimization system and method for wire length and delay optimization for an automatic electric circuit placer","author":"Naylor W. C.","year":"2001","unstructured":"W. C. Naylor, R. Donelly, and L. Sha, \"Non-linear optimization system and method for wire length and delay optimization for an automatic electric circuit placer,\" 2001, US Patent 6,301,693."},{"key":"e_1_3_2_1_31_1","volume-title":"Eds.","author":"Kingma D. P.","year":"2015","unstructured":"D. P. Kingma and J. Ba, \"Adam: A method for stochastic optimization,\" in Proc. ICLR, Y. Bengio and Y. LeCun, Eds., 2015."},{"key":"e_1_3_2_1_32_1","volume-title":"ICLR","author":"Reddi S. J.","year":"2018","unstructured":"S. J. Reddi, S. Kale, and S. Kumar, \"On the convergence of adam and beyond,\" in Proc. ICLR, 2018."},{"key":"e_1_3_2_1_33_1","first-page":"1","volume-title":"Tang et al., \"Wellgan: Generative-adversarial-network-guided well generation for analog\/mixed-signal circuit layout,\" in 2019 56th ACM\/IEEE Design Automation Conference (DAC)","author":"Xu B.","year":"2019","unstructured":"B. Xu, Y. Lin, X. Tang et al., \"Wellgan: Generative-adversarial-network-guided well generation for analog\/mixed-signal circuit layout,\" in 2019 56th ACM\/IEEE Design Automation Conference (DAC), 2019, pp. 1--6."},{"key":"e_1_3_2_1_34_1","volume-title":"Sharma et al., \"A generalized methodology for well island generation and well-tap insertion in analog\/mixed-signal layouts,\" ACM TODAES","author":"Gopalakrishnan R. S.","year":"2023","unstructured":"R. S. Gopalakrishnan, M. Madhusudan, A. K. Sharma et al., \"A generalized methodology for well island generation and well-tap insertion in analog\/mixed-signal layouts,\" ACM TODAES, 2023."},{"key":"e_1_3_2_1_35_1","first-page":"25","volume-title":"SMACD","author":"Martins R.","year":"2019","unstructured":"R. Martins, N. Louren\u00e7o, R. P\u00f3voa et al., \"On the exploration of design tradeoffs in analog ic placement with layout-dependent effects,\" in Proc. SMACD, 2019, pp. 25--28."},{"issue":"8","key":"e_1_3_2_1_36_1","first-page":"1243","article-title":"Layout-dependent effects-aware analytical analog placement","volume":"35","author":"Ou H.-C.","year":"2016","unstructured":"H.-C. Ou, K.-H. Tseng, J.-Y. Liu et al., \"Layout-dependent effects-aware analytical analog placement,\" IEEE TCAD, vol. 35, no. 8, pp. 1243--1254, 2016.","journal-title":"IEEE TCAD"},{"key":"e_1_3_2_1_37_1","first-page":"1","volume-title":"ICCAD","author":"Sharma A. K.","year":"2021","unstructured":"A. K. Sharma, M. Madhusudan, S. M. Burns et al., \"Performance-aware common-centroid placement and routing of transistor arrays in analog circuits,\" in Proc. ICCAD, 2021, pp. 1--9."},{"key":"e_1_3_2_1_38_1","first-page":"193","volume-title":"ASPDAC","author":"Liu M.","year":"2020","unstructured":"M. Liu, W. Li, K. Zhu et al., \"S3det: Detecting system symmetry constraints for analog circuits with graph similarity,\" in Proc. ASPDAC, 2020, pp. 193--198."},{"key":"e_1_3_2_1_39_1","volume-title":"DATE","author":"Zhang H.","year":"2023","unstructured":"H. Zhang, X. Gao, H. Luo et al., \"Sageroute: Synergistic analog routing considering geometric and electrical constraints with manual design compatibility,\" in Proc. DATE, 2023."},{"key":"e_1_3_2_1_40_1","volume-title":"CICC","author":"Shen Z.","year":"2023","unstructured":"Z. Shen, X. Tang, Z. Wu et al., \"A 9.7fj\/conv.-step capacitive sensor readout circuit with incremental zoomed time domain quantization,\" in Proc. CICC, 2023."}],"event":{"name":"ICCAD '24: 43rd IEEE\/ACM International Conference on Computer-Aided Design","location":"Newark Liberty International Airport Marriott New York NY USA","acronym":"ICCAD '24","sponsor":["SIGDA ACM Special Interest Group on Design Automation","IEEE CAS","IEEE CEDA","IEEE EDS"]},"container-title":["Proceedings of the 43rd IEEE\/ACM International Conference on Computer-Aided Design"],"original-title":[],"link":[{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/3676536.3676664","content-type":"unspecified","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/dl.acm.org\/doi\/pdf\/10.1145\/3676536.3676664","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,6,18]],"date-time":"2025-06-18T23:43:57Z","timestamp":1750290237000},"score":1,"resource":{"primary":{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/3676536.3676664"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2024,10,27]]},"references-count":40,"alternative-id":["10.1145\/3676536.3676664","10.1145\/3676536"],"URL":"https:\/\/doi.org\/10.1145\/3676536.3676664","relation":{},"subject":[],"published":{"date-parts":[[2024,10,27]]},"assertion":[{"value":"2025-04-09","order":3,"name":"published","label":"Published","group":{"name":"publication_history","label":"Publication History"}}]}}