{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,6,19]],"date-time":"2025-06-19T05:00:18Z","timestamp":1750309218193,"version":"3.41.0"},"publisher-location":"New York, NY, USA","reference-count":14,"publisher":"ACM","license":[{"start":{"date-parts":[[2024,10,27]],"date-time":"2024-10-27T00:00:00Z","timestamp":1729987200000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/www.acm.org\/publications\/policies\/copyright_policy#Background"}],"funder":[{"name":"NSFC Research Project","award":["62090025","92373207"],"award-info":[{"award-number":["62090025","92373207"]}]},{"DOI":"10.13039\/501100012166","name":"National Key Research and Development Program of China","doi-asserted-by":"publisher","award":["2023YFB4405101","2022YFB4400400","2023YFB4405103","2023YFB4405104"],"award-info":[{"award-number":["2023YFB4405101","2022YFB4400400","2023YFB4405103","2023YFB4405104"]}],"id":[{"id":"10.13039\/501100012166","id-type":"DOI","asserted-by":"publisher"}]}],"content-domain":{"domain":["dl.acm.org"],"crossmark-restriction":true},"short-container-title":[],"published-print":{"date-parts":[[2024,10,27]]},"DOI":"10.1145\/3676536.3676669","type":"proceedings-article","created":{"date-parts":[[2025,4,9]],"date-time":"2025-04-09T12:53:56Z","timestamp":1744203236000},"page":"1-8","update-policy":"https:\/\/doi.org\/10.1145\/crossmark-policy","source":"Crossref","is-referenced-by-count":0,"title":["The Power of Graph Signal Processing for Chip Placement Acceleration"],"prefix":"10.1145","author":[{"ORCID":"https:\/\/orcid.org\/0000-0001-8078-6717","authenticated-orcid":false,"given":"Yiting","family":"Liu","sequence":"first","affiliation":[{"name":"Fudan University, Shanghai, China"}]},{"ORCID":"https:\/\/orcid.org\/0000-0003-4824-7179","authenticated-orcid":false,"given":"Hai","family":"Zhou","sequence":"additional","affiliation":[{"name":"Northwestern University, Evanston, USA"}]},{"ORCID":"https:\/\/orcid.org\/0000-0002-6159-6085","authenticated-orcid":false,"given":"Jia","family":"Wang","sequence":"additional","affiliation":[{"name":"IIIinois Institute of Technology, Chicago, USA"}]},{"ORCID":"https:\/\/orcid.org\/0000-0003-2164-8175","authenticated-orcid":false,"given":"Fan","family":"Yang","sequence":"additional","affiliation":[{"name":"Fudan University, Shanghai, China"}]},{"ORCID":"https:\/\/orcid.org\/0000-0002-8097-4053","authenticated-orcid":false,"given":"Xuan","family":"Zeng","sequence":"additional","affiliation":[{"name":"Fudan University, Shanghai, China"}]},{"ORCID":"https:\/\/orcid.org\/0000-0003-3944-7531","authenticated-orcid":false,"given":"Li","family":"Shang","sequence":"additional","affiliation":[{"name":"Fudan University, Shanghai, China"}]}],"member":"320","published-online":{"date-parts":[[2025,4,9]]},"reference":[{"key":"e_1_3_2_1_1_1","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2018.2859220"},{"key":"e_1_3_2_1_2_1","volume-title":"On Joint Learning for Solving Placement and Routing in Chip Design. Advances in Neural Information Processing Systems 34","author":"Cheng Ruoyu","year":"2021","unstructured":"Ruoyu Cheng and Junchi Yan. 2021. On Joint Learning for Solving Placement and Routing in Chip Design. Advances in Neural Information Processing Systems 34 (2021)."},{"volume-title":"IEEE\/ACM International Conference on Computer-Aided Design.","author":"Frankle J.","key":"e_1_3_2_1_3_1","unstructured":"J. Frankle and R. Karp. 1986. Circuit placements and cost bounds by eigenvector decomposition. In IEEE\/ACM International Conference on Computer-Aided Design."},{"volume-title":"2020 IEEE\/ACM International Conference On Computer Aided Design. 1--9.","author":"Gu Jiaqi","key":"e_1_3_2_1_4_1","unstructured":"Jiaqi Gu, Zixuan Jiang, Yibo Lin, and David Z. Pan. 2020. DREAMPlace 3.0: Multi-Electrostatics Based Robust VLSI Placement with Region Constraints. In 2020 IEEE\/ACM International Conference On Computer Aided Design. 1--9."},{"key":"e_1_3_2_1_5_1","volume-title":"An r-dimensional quadratic placement algorithm. Management science 17, 3","author":"Hall Kenneth M","year":"1970","unstructured":"Kenneth M Hall. 1970. An r-dimensional quadratic placement algorithm. Management science 17, 3 (1970), 219--229."},{"key":"e_1_3_2_1_6_1","doi-asserted-by":"publisher","DOI":"10.1145\/3543507.3583466"},{"key":"e_1_3_2_1_7_1","article-title":"GraphPlanner: Floorplanning with Graph Neural Network","volume":"1","author":"Liu Yiting","year":"2022","unstructured":"Yiting Liu, Ziyi Ju, Zhengming Li, Mingzhi Dong, Hai Zhou, Jia Wang, Fan Yang, Xuan Zeng, and Li Shang. 2022. GraphPlanner: Floorplanning with Graph Neural Network. ACM Trans. Des. Autom. Electron. Syst. 1, 1 (2022), 25 pages.","journal-title":"ACM Trans. Des. Autom. Electron. Syst."},{"key":"e_1_3_2_1_8_1","doi-asserted-by":"publisher","DOI":"10.1145\/2699873"},{"key":"e_1_3_2_1_9_1","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2015.2391263"},{"key":"e_1_3_2_1_10_1","volume-title":"Ebrahim Songhori, Shen Wang, Young-Joon Lee, Eric Johnson, Omkar Pathak, Azade Nazi, et al.","author":"Mirhoseini Azalia","year":"2021","unstructured":"Azalia Mirhoseini, Anna Goldie, Mustafa Yazgan, Joe Wenjie Jiang, Ebrahim Songhori, Shen Wang, Young-Joon Lee, Eric Johnson, Omkar Pathak, Azade Nazi, et al. 2021. A graph placement methodology for fast chip design. Nature 594, 7862 (2021), 207--212."},{"key":"e_1_3_2_1_11_1","doi-asserted-by":"publisher","DOI":"10.1109\/MSP.2012.2235192"},{"key":"e_1_3_2_1_12_1","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2005.846365"},{"key":"e_1_3_2_1_13_1","volume-title":"International conference on machine learning. PMLR, 6861--6871","author":"Wu Felix","year":"2019","unstructured":"Felix Wu, Amauri Souza, Tianyi Zhang, Christopher Fifty, Tao Yu, and Kilian Weinberger. 2019. Simplifying graph convolutional networks. In International conference on machine learning. PMLR, 6861--6871."},{"key":"e_1_3_2_1_14_1","volume-title":"ISPD 2014 Benchmarks with Sub-45nm Technology Rules for Detailed-Routing-Driven Placement. In Proceedings of the 2014 on International Symposium on Physical Design. 161--168","author":"Yutsis Vladimir","year":"2014","unstructured":"Vladimir Yutsis, Ismail S. Bustany, David Chinnery, Joseph R. Shinnerl, and Wen-Hao Liu. 2014. ISPD 2014 Benchmarks with Sub-45nm Technology Rules for Detailed-Routing-Driven Placement. In Proceedings of the 2014 on International Symposium on Physical Design. 161--168."}],"event":{"name":"ICCAD '24: 43rd IEEE\/ACM International Conference on Computer-Aided Design","sponsor":["SIGDA ACM Special Interest Group on Design Automation","IEEE CAS","IEEE CEDA","IEEE EDS"],"location":"Newark Liberty International Airport Marriott New York NY USA","acronym":"ICCAD '24"},"container-title":["Proceedings of the 43rd IEEE\/ACM International Conference on Computer-Aided Design"],"original-title":[],"link":[{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/3676536.3676669","content-type":"unspecified","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/dl.acm.org\/doi\/pdf\/10.1145\/3676536.3676669","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,6,18]],"date-time":"2025-06-18T23:43:57Z","timestamp":1750290237000},"score":1,"resource":{"primary":{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/3676536.3676669"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2024,10,27]]},"references-count":14,"alternative-id":["10.1145\/3676536.3676669","10.1145\/3676536"],"URL":"https:\/\/doi.org\/10.1145\/3676536.3676669","relation":{},"subject":[],"published":{"date-parts":[[2024,10,27]]},"assertion":[{"value":"2025-04-09","order":3,"name":"published","label":"Published","group":{"name":"publication_history","label":"Publication History"}}]}}