{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,4,1]],"date-time":"2026-04-01T18:44:26Z","timestamp":1775069066734,"version":"3.50.1"},"publisher-location":"New York, NY, USA","reference-count":45,"publisher":"ACM","license":[{"start":{"date-parts":[[2024,10,27]],"date-time":"2024-10-27T00:00:00Z","timestamp":1729987200000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/www.acm.org\/publications\/policies\/copyright_policy#Background"}],"content-domain":{"domain":["dl.acm.org"],"crossmark-restriction":true},"short-container-title":[],"published-print":{"date-parts":[[2024,10,27]]},"DOI":"10.1145\/3676536.3676670","type":"proceedings-article","created":{"date-parts":[[2025,4,9]],"date-time":"2025-04-09T12:53:56Z","timestamp":1744203236000},"page":"1-9","update-policy":"https:\/\/doi.org\/10.1145\/crossmark-policy","source":"Crossref","is-referenced-by-count":10,"title":["Fusion of Global Placement and Gate Sizing with Differentiable Optimization"],"prefix":"10.1145","author":[{"ORCID":"https:\/\/orcid.org\/0009-0004-9623-5150","authenticated-orcid":false,"given":"Yufan","family":"Du","sequence":"first","affiliation":[{"name":"Peking University, Beijing, China"}]},{"ORCID":"https:\/\/orcid.org\/0000-0002-0724-5356","authenticated-orcid":false,"given":"Zizheng","family":"Guo","sequence":"additional","affiliation":[{"name":"Peking University, Beijing, China"}]},{"ORCID":"https:\/\/orcid.org\/0000-0002-0977-2774","authenticated-orcid":false,"given":"Yibo","family":"Lin","sequence":"additional","affiliation":[{"name":"Peking University, Beijing, China"}]},{"ORCID":"https:\/\/orcid.org\/0000-0002-7514-0767","authenticated-orcid":false,"given":"Runsheng","family":"Wang","sequence":"additional","affiliation":[{"name":"Peking University, Beijing, China"}]},{"ORCID":"https:\/\/orcid.org\/0000-0002-8146-4821","authenticated-orcid":false,"given":"Ru","family":"Huang","sequence":"additional","affiliation":[{"name":"Peking University, Beijing, China"}]}],"member":"320","published-online":{"date-parts":[[2025,4,9]]},"reference":[{"key":"e_1_3_2_1_1_1","doi-asserted-by":"publisher","DOI":"10.1109\/43.298040"},{"key":"e_1_3_2_1_2_1","volume-title":"Cadence Design Systems","year":"2022","unstructured":"Cadence Design Systems, Innovus User Guide, Cadence Design Systems, Inc., 2022, version 21.13."},{"key":"e_1_3_2_1_3_1","unstructured":"The-OpenROAD-Project \"Openroad \" GitHub repository 2024 available online: https:\/\/github.com\/The-OpenROAD-Project\/OpenROAD."},{"key":"e_1_3_2_1_4_1","doi-asserted-by":"publisher","DOI":"10.5120\/ijca2021921053"},{"key":"e_1_3_2_1_5_1","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2008.923063"},{"key":"e_1_3_2_1_6_1","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2014.2360453"},{"issue":"2","key":"e_1_3_2_1_7_1","first-page":"2015","article-title":"\"eplace: Electrostatics-based placement using fast fourier transform and nesterov's method","volume":"20","author":"Lu J.","unstructured":"J. Lu et al., \"eplace: Electrostatics-based placement using fast fourier transform and nesterov's method,\" ACM Trans. Des. Autom. Electron. Syst., vol. 20, no. 2, mar 2015.","journal-title":"ACM Trans. Des. Autom. Electron. Syst."},{"key":"e_1_3_2_1_8_1","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2018.2859220"},{"key":"e_1_3_2_1_9_1","first-page":"1","volume-title":"Generalized augmented lagrangian and its applications to vlsi global placement,\" in 2018 55th ACM\/ESDA\/IEEE Design Automation Conference (DAC)","author":"Zhu Z.","year":"2018","unstructured":"Z. Zhu et al., \"Generalized augmented lagrangian and its applications to vlsi global placement,\" in 2018 55th ACM\/ESDA\/IEEE Design Automation Conference (DAC), 2018, pp. 1--6."},{"key":"e_1_3_2_1_10_1","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2015.2391263"},{"key":"e_1_3_2_1_11_1","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2020.3003843"},{"key":"e_1_3_2_1_12_1","doi-asserted-by":"publisher","DOI":"10.1145\/505388.505425"},{"key":"e_1_3_2_1_13_1","doi-asserted-by":"crossref","unstructured":"T. Kong \"A novel net weighting algorithm for timing-driven placement \" in IEEE\/ACM International Conference on Computer-Aided Design (ICCAD) 2002 pp. 172--176.","DOI":"10.1109\/ICCAD.2002.1167530"},{"key":"e_1_3_2_1_14_1","volume-title":"A sensitivity based placer for standard cells,\" in Proceedings of the 10th Great Lakes Symposium on VLSI","author":"Halpin B.","year":"2000","unstructured":"B. Halpin, C. Y. R. Chen, and N. Sehgal, \"A sensitivity based placer for standard cells,\" in Proceedings of the 10th Great Lakes Symposium on VLSI. Association for Computing Machinery, 2000, p. 193--196."},{"key":"e_1_3_2_1_15_1","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2005.846367"},{"key":"e_1_3_2_1_16_1","doi-asserted-by":"publisher","DOI":"10.1145\/1065579.1065732"},{"key":"e_1_3_2_1_17_1","first-page":"939","volume-title":"Automation and Test in Eurpoe (DATE)","author":"Liao P.","year":"2022","unstructured":"P. Liao et al., \"Dreamplace 4.0: Timing-driven global placement with momentum-based net weighting,\" in IEEE\/ACM Proceedings Design, Automation and Test in Eurpoe (DATE), 2022, pp. 939--944."},{"key":"e_1_3_2_1_18_1","first-page":"801","volume-title":"How accurately can we model timing in a placement engine?\" in ACM\/IEEE Design Automation Conference (DAC)","author":"Chowdhary A.","year":"2005","unstructured":"A. Chowdhary et al., \"How accurately can we model timing in a placement engine?\" in ACM\/IEEE Design Automation Conference (DAC), 2005, pp. 801--806."},{"key":"e_1_3_2_1_19_1","volume-title":"Differentiable-timing-driven global placement,\" in ACM\/IEEE Design Automation Conference (DAC)","author":"Guo Z.","year":"2022","unstructured":"Z. Guo and Y. Lin, \"Differentiable-timing-driven global placement,\" in ACM\/IEEE Design Automation Conference (DAC), 2022, p. 1315--1320."},{"key":"e_1_3_2_1_20_1","volume-title":"Calibration-based differentiable timing optimization in non-linear global placement,\" in ACM International Symposium on Physical Design (ISPD)","author":"Li W.","year":"2024","unstructured":"W. Li et al., \"Calibration-based differentiable timing optimization in non-linear global placement,\" in ACM International Symposium on Physical Design (ISPD). New York, NY, USA: Association for Computing Machinery, 2024, p. 31--39."},{"key":"e_1_3_2_1_21_1","first-page":"943","volume-title":"Gpu-based parallelization for fast circuit optimization,\" in ACM\/IEEE Design Automation Conference (DAC)","author":"Liu Y.","year":"2009","unstructured":"Y. Liu and J. Hu, \"Gpu-based parallelization for fast circuit optimization,\" in ACM\/IEEE Design Automation Conference (DAC), 2009, pp. 943--946."},{"key":"e_1_3_2_1_22_1","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2009.2015735"},{"key":"e_1_3_2_1_23_1","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2009.2035575"},{"key":"e_1_3_2_1_24_1","first-page":"236","volume-title":"Int. Conf. On Computer-Aided Design","volume":"33","author":"Fishburn J. P.","year":"2003","unstructured":"J. P. Fishburn, \"Tilos: A posynomial programming approach to transistor sizing,\" Proc. Int. Conf. On Computer-Aided Design, vol. 33, no. 2, pp. 236--238, 2003."},{"key":"e_1_3_2_1_25_1","first-page":"233","volume-title":"Sensitivity-guided metaheuristics for accurate discrete gate sizing,\" in IEEE\/ACM International Conference on Computer-Aided Design (ICCAD)","author":"Hu J.","year":"2012","unstructured":"J. Hu et al., \"Sensitivity-guided metaheuristics for accurate discrete gate sizing,\" in IEEE\/ACM International Conference on Computer-Aided Design (ICCAD), 2012, pp. 233--239."},{"key":"e_1_3_2_1_26_1","first-page":"450","volume-title":"ICCAD '13","author":"Kahng A. B.","year":"2013","unstructured":"A. B. Kahng et al., \"High-performance gate sizing with a signoff timer,\" in Proceedings of the International Conference on Computer-Aided Design, ser. ICCAD '13. IEEE Press, 2013, p. 450--457."},{"key":"e_1_3_2_1_27_1","first-page":"733","volume-title":"Rl-sizer: Vlsi gate sizing for timing optimization using deep reinforcement learning,\" in ACM\/IEEE Design Automation Conference (DAC)","author":"Lu Y.-C.","year":"2021","unstructured":"Y.-C. Lu et al., \"Rl-sizer: Vlsi gate sizing for timing optimization using deep reinforcement learning,\" in ACM\/IEEE Design Automation Conference (DAC), 2021, pp. 733--738."},{"key":"e_1_3_2_1_28_1","doi-asserted-by":"publisher","DOI":"10.1145\/3508352.3549442"},{"key":"e_1_3_2_1_29_1","volume-title":"Dagsizer: A directed graph convolutional network approach to discrete gate sizing of vlsi graphs,\" TODAES, no. 4","author":"Cheng C.-K.","year":"2023","unstructured":"C.-K. Cheng et al., \"Dagsizer: A directed graph convolutional network approach to discrete gate sizing of vlsi graphs,\" TODAES, no. 4, 2023."},{"key":"e_1_3_2_1_30_1","first-page":"1","volume-title":"Agd: A learning-based optimization framework for eda and its application to gate sizing,\" in ACM\/IEEE Design Automation Conference (DAC)","author":"Pham P.","year":"2023","unstructured":"P. Pham and J. Chung, \"Agd: A learning-based optimization framework for eda and its application to gate sizing,\" in ACM\/IEEE Design Automation Conference (DAC), 2023, pp. 1--6."},{"key":"e_1_3_2_1_31_1","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2024.3488577"},{"key":"e_1_3_2_1_32_1","doi-asserted-by":"publisher","DOI":"10.1109\/43.771182"},{"key":"e_1_3_2_1_33_1","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2018.2801231"},{"key":"e_1_3_2_1_34_1","doi-asserted-by":"publisher","DOI":"10.1109\/43.771182"},{"key":"e_1_3_2_1_35_1","volume-title":"Integrating lr gate sizing in an industrial place-and-route flow,\" in ACM International Symposium on Physical Design (ISPD)","author":"Chinnery D.","year":"2022","unstructured":"D. Chinnery and A. Sharma, \"Integrating lr gate sizing in an industrial place-and-route flow,\" in ACM International Symposium on Physical Design (ISPD), 2022, p. 39--48."},{"key":"e_1_3_2_1_36_1","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2019.2915324"},{"key":"e_1_3_2_1_37_1","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2012.2196279"},{"key":"e_1_3_2_1_38_1","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2022.3197490"},{"key":"e_1_3_2_1_39_1","first-page":"1","volume-title":"Heterogeneous graph neural network-based imitation learning for gate sizing acceleration,\" in IEEE\/ACM International Conference on Computer-Aided Design (ICCAD)","author":"Zhou X.","year":"2022","unstructured":"X. Zhou et al., \"Heterogeneous graph neural network-based imitation learning for gate sizing acceleration,\" in IEEE\/ACM International Conference on Computer-Aided Design (ICCAD), 2022, pp. 1--9."},{"key":"e_1_3_2_1_40_1","first-page":"426","volume-title":"Fast lagrangian relaxation based gate sizing using multithreading,\" in 2015 IEEE\/ACM International Conference on Computer-Aided Design (ICCAD)","author":"Sharma A.","year":"2015","unstructured":"A. Sharma et al., \"Fast lagrangian relaxation based gate sizing using multithreading,\" in 2015 IEEE\/ACM International Conference on Computer-Aided Design (ICCAD), 2015, pp. 426--433."},{"key":"e_1_3_2_1_41_1","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2007.907068"},{"key":"e_1_3_2_1_42_1","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2023.3287970"},{"key":"e_1_3_2_1_43_1","volume-title":"IEEE","author":"Jiang X.","year":"2023","unstructured":"X. Jiang et al., \"Accelerating routability and timing optimization with open-source ai4eda dataset circuitnet and heterogeneous platforms,\" in 2023 IEEE\/ACM International Conference on Computer-Aided Design (ICCAD). IEEE 2023."},{"key":"e_1_3_2_1_44_1","first-page":"921","volume-title":"ICCAD-2015 CAD contest in incremental timing-driven placement and benchmark suite,\" in IEEE\/ACM International Conference on Computer-Aided Design (ICCAD)","author":"Kim M.","year":"2015","unstructured":"M. Kim et al., \"ICCAD-2015 CAD contest in incremental timing-driven placement and benchmark suite,\" in IEEE\/ACM International Conference on Computer-Aided Design (ICCAD), 2015, pp. 921--926."},{"key":"e_1_3_2_1_45_1","unstructured":"The-OpenROAD-Project \"Parallax static timing analyzer \" GitHub repository 2024 available online: https:\/\/github.com\/The-OpenROAD-Project\/OpenSTA."}],"event":{"name":"ICCAD '24: 43rd IEEE\/ACM International Conference on Computer-Aided Design","location":"Newark Liberty International Airport Marriott New York NY USA","acronym":"ICCAD '24","sponsor":["SIGDA ACM Special Interest Group on Design Automation","IEEE CAS","IEEE CEDA","IEEE EDS"]},"container-title":["Proceedings of the 43rd IEEE\/ACM International Conference on Computer-Aided Design"],"original-title":[],"link":[{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/3676536.3676670","content-type":"unspecified","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/dl.acm.org\/doi\/pdf\/10.1145\/3676536.3676670","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,6,18]],"date-time":"2025-06-18T23:43:57Z","timestamp":1750290237000},"score":1,"resource":{"primary":{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/3676536.3676670"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2024,10,27]]},"references-count":45,"alternative-id":["10.1145\/3676536.3676670","10.1145\/3676536"],"URL":"https:\/\/doi.org\/10.1145\/3676536.3676670","relation":{},"subject":[],"published":{"date-parts":[[2024,10,27]]},"assertion":[{"value":"2025-04-09","order":3,"name":"published","label":"Published","group":{"name":"publication_history","label":"Publication History"}}]}}