{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,3,11]],"date-time":"2026-03-11T16:54:41Z","timestamp":1773248081638,"version":"3.50.1"},"publisher-location":"New York, NY, USA","reference-count":44,"publisher":"ACM","license":[{"start":{"date-parts":[[2024,10,27]],"date-time":"2024-10-27T00:00:00Z","timestamp":1729987200000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/www.acm.org\/publications\/policies\/copyright_policy#Background"}],"content-domain":{"domain":["dl.acm.org"],"crossmark-restriction":true},"short-container-title":[],"published-print":{"date-parts":[[2024,10,27]]},"DOI":"10.1145\/3676536.3676676","type":"proceedings-article","created":{"date-parts":[[2025,4,9]],"date-time":"2025-04-09T12:53:56Z","timestamp":1744203236000},"page":"1-9","update-policy":"https:\/\/doi.org\/10.1145\/crossmark-policy","source":"Crossref","is-referenced-by-count":6,"title":["Physically Aware Synthesis Revisited: Guiding Technology Mapping with Primitive Logic Gate Placement"],"prefix":"10.1145","author":[{"ORCID":"https:\/\/orcid.org\/0009-0009-0874-4518","authenticated-orcid":false,"given":"Hongyang","family":"Pan","sequence":"first","affiliation":[{"name":"State Key Lab of Integrated Circuits and Systems, School of Microelectronics, Fudan university, Shanghai, China"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"ORCID":"https:\/\/orcid.org\/0009-0004-5831-2717","authenticated-orcid":false,"given":"Cunqing","family":"Lan","sequence":"additional","affiliation":[{"name":"State Key Lab of Integrated Circuits and Systems, School of Microelectronics, Fudan university, Shanghai, China"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"ORCID":"https:\/\/orcid.org\/0000-0001-8078-6717","authenticated-orcid":false,"given":"Yiting","family":"Liu","sequence":"additional","affiliation":[{"name":"School of Computer Science, Fudan university, Shanghai, China"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"ORCID":"https:\/\/orcid.org\/0000-0002-6669-9702","authenticated-orcid":false,"given":"Zhiang","family":"Wang","sequence":"additional","affiliation":[{"name":"University of California at San Diego, La Jolla, USA"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"ORCID":"https:\/\/orcid.org\/0000-0003-3944-7531","authenticated-orcid":false,"given":"Li","family":"Shang","sequence":"additional","affiliation":[{"name":"School of Computer Science, Fudan university, Shanghai, China"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"ORCID":"https:\/\/orcid.org\/0000-0002-8097-4053","authenticated-orcid":false,"given":"Xuan","family":"Zeng","sequence":"additional","affiliation":[{"name":"State Key Lab of Integrated Circuits and Systems, School of Microelectronics, Fudan university, Shanghai, China"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"ORCID":"https:\/\/orcid.org\/0000-0003-2164-8175","authenticated-orcid":false,"given":"Fan","family":"Yang","sequence":"additional","affiliation":[{"name":"State Key Lab of Integrated Circuits and Systems, School of Microelectronics, Fudan university, Shanghai, China"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"ORCID":"https:\/\/orcid.org\/0000-0003-2698-141X","authenticated-orcid":false,"given":"Keren","family":"Zhu","sequence":"additional","affiliation":[{"name":"State Key Lab of Integrated Circuits and Systems, School of Microelectronics, Fudan university, Shanghai, China"}],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"320","published-online":{"date-parts":[[2025,4,9]]},"reference":[{"key":"e_1_3_2_1_1_1","volume-title":"https:\/\/github.com\/berkeley-abc\/abc","author":"ABC.","year":"2024","unstructured":"2024. ABC. https:\/\/github.com\/berkeley-abc\/abc (2024)."},{"key":"e_1_3_2_1_2_1","volume-title":"https:\/\/github.com\/The-OpenROAD-Project\/OpenROAD-flow-scripts","year":"2024","unstructured":"2024. OpenROAD-flow-scripts. https:\/\/github.com\/The-OpenROAD-Project\/OpenROAD-flow-scripts (2024)."},{"key":"e_1_3_2_1_3_1","volume-title":"Workshop on Open-Source EDA Technology (WOSET).","author":"Agiza Ahmed","year":"2020","unstructured":"Ahmed Agiza and Sherief Reda. 2020. OpenPhySyn: An open-source physical synthesis optimization toolkit. In Workshop on Open-Source EDA Technology (WOSET)."},{"key":"e_1_3_2_1_4_1","doi-asserted-by":"publisher","DOI":"10.1109\/ICCAD57390.2023.10323774"},{"key":"e_1_3_2_1_5_1","volume-title":"Proceedings of Government Microcircuit Applications and Critical Technology Conference.","author":"Ajayi Tutu","year":"2019","unstructured":"Tutu Ajayi and David Blaauw. 2019. OpenROAD: Toward a self-driving, open-source digital layout implementation tool chain. In Proceedings of Government Microcircuit Applications and Critical Technology Conference."},{"key":"e_1_3_2_1_6_1","volume-title":"IWLS 2005 benchmarks. In International Workshop for Logic Synthesis (IWLS)","volume":"9","author":"Albrecht Christoph","year":"2005","unstructured":"Christoph Albrecht. 2005. IWLS 2005 benchmarks. In International Workshop for Logic Synthesis (IWLS), Vol. 9."},{"key":"e_1_3_2_1_7_1","doi-asserted-by":"publisher","DOI":"10.1109\/JPROC.2006.890096"},{"key":"e_1_3_2_1_8_1","doi-asserted-by":"publisher","DOI":"10.1145\/264995.264996"},{"key":"e_1_3_2_1_9_1","doi-asserted-by":"publisher","DOI":"10.5120\/ijca2021921053"},{"key":"e_1_3_2_1_10_1","doi-asserted-by":"publisher","DOI":"10.1109\/ICCAD57390.2023.10323999"},{"key":"e_1_3_2_1_11_1","doi-asserted-by":"publisher","DOI":"10.1109\/ICCAD.2004.1382637"},{"key":"e_1_3_2_1_12_1","first-page":"1076","article-title":"Combining technology mapping and placement for delay-minimization in FPGA designs","volume":"14","author":"Chen Chau-Shen","year":"1995","unstructured":"Chau-Shen Chen, Yu-Wen Tsay, TingTing Hwang, Allen C-H Wu, and Youn-Long Lin. 1995. Combining technology mapping and placement for delay-minimization in FPGA designs. IEEE TCAD 14, 9 (1995), 1076--1084.","journal-title":"IEEE TCAD"},{"key":"e_1_3_2_1_13_1","doi-asserted-by":"publisher","DOI":"10.1109\/ICCAD.2004.1382677"},{"key":"e_1_3_2_1_14_1","doi-asserted-by":"publisher","DOI":"10.1016\/j.mejo.2016.04.006"},{"key":"e_1_3_2_1_15_1","volume-title":"EPFL combinational benchmark suite. https:\/\/github.com\/lsils\/benchmarks","author":"EPFL.","year":"2023","unstructured":"EPFL. 2023. EPFL combinational benchmark suite. https:\/\/github.com\/lsils\/benchmarks (2023)."},{"key":"e_1_3_2_1_16_1","volume-title":"https:\/\/github.com\/lsils\/mockturtle","author":"Mockturtle EPFL.","year":"2024","unstructured":"EPFL. 2024. Mockturtle. https:\/\/github.com\/lsils\/mockturtle (2024)."},{"key":"e_1_3_2_1_17_1","volume-title":"Proc. ASICON. IEEE, 91--94","author":"Gao Tong","year":"1993","unstructured":"Tong Gao, Kuang-Chien Chen, Jason Cong, Yuzheng Ding, and C Liu. 1993. Placement and placement driven technology mapping for FPGA synthesis. In Proc. ASICON. IEEE, 91--94."},{"key":"e_1_3_2_1_18_1","doi-asserted-by":"publisher","DOI":"10.1109\/ICCAD.2001.968622"},{"key":"e_1_3_2_1_19_1","volume-title":"Proc. ICCAD. IEEE, 102--105","author":"Jiang Yanbin","year":"1999","unstructured":"Yanbin Jiang and Sachin S Sapatnekar. 1999. An integrated algorithm for combined placement and libraryless technology mapping. In Proc. ICCAD. IEEE, 102--105."},{"key":"e_1_3_2_1_20_1","doi-asserted-by":"publisher","DOI":"10.1109\/MDAT.2022.3161593"},{"key":"e_1_3_2_1_21_1","first-page":"45","article-title":"Technology mapping using logical effort for solving the load-distribution problem","volume":"27","author":"Karandikar Shrirang K","year":"2007","unstructured":"Shrirang K Karandikar and Sachin S Sapatnekar. 2007. Technology mapping using logical effort for solving the load-distribution problem. IEEE TCAD 27, 1 (2007), 45--58.","journal-title":"IEEE TCAD"},{"key":"e_1_3_2_1_22_1","doi-asserted-by":"publisher","DOI":"10.1109\/VLSI-SoC.2019.8920342"},{"key":"e_1_3_2_1_23_1","first-page":"1","article-title":"What is physical synthesis","volume":"41","author":"Li Zhuo","year":"2011","unstructured":"Zhuo Li and Charles J Alpert. 2011. What is physical synthesis. ACM\/SIGDA E-Newsletter 41, 1 (2011), 1--3.","journal-title":"ACM\/SIGDA E-Newsletter"},{"key":"e_1_3_2_1_24_1","doi-asserted-by":"publisher","DOI":"10.1145\/2228360.2228442"},{"key":"e_1_3_2_1_25_1","doi-asserted-by":"publisher","DOI":"10.1145\/611817.611836"},{"key":"e_1_3_2_1_26_1","doi-asserted-by":"publisher","DOI":"10.1109\/ICCD58817.2023.00059"},{"key":"e_1_3_2_1_27_1","first-page":"1","article-title":"GraphPlanner: Floorplanning with graph neural network","volume":"28","author":"Liu Yiting","year":"2022","unstructured":"Yiting Liu, Ziyi Ju, Zhengming Li, Mingzhi Dong, Hai Zhou, Jia Wang, Fan Yang, Xuan Zeng, and Li Shang. 2022. GraphPlanner: Floorplanning with graph neural network. ACM TODAES 28, 2 (2022), 1--24.","journal-title":"ACM TODAES"},{"key":"e_1_3_2_1_28_1","volume-title":"Proc. ICCAD. IEEE, 101--106","author":"Liu Yifang","year":"2008","unstructured":"Yifang Liu, Rupesh S Shelar, and Jiang Hu. 2008. Delay-optimal simultaneous technology mapping and placement with applications to timing optimization. In Proc. ICCAD. IEEE, 101--106."},{"key":"e_1_3_2_1_29_1","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2010.2089569"},{"key":"e_1_3_2_1_30_1","volume-title":"Proc. ICCAD.","author":"Liu Yiting","year":"2024","unstructured":"Yiting Liu, Hai Zhou, Jia Wang, Fan Yang, Xuan Zeng, and Li Shang. 2024. The Power of Graph Signal Processing for Chip Placement Acceleration. In Proc. ICCAD."},{"key":"e_1_3_2_1_31_1","volume-title":"Proc. ICCAD. IEEE, 671--675","author":"Jinan","unstructured":"Jinan Lou et al. 1997. An exact solution to simultaneous technology mapping and linear placement problem. In Proc. ICCAD. IEEE, 671--675."},{"key":"e_1_3_2_1_32_1","volume-title":"Proc. ICCD. IEEE, 616--621","author":"Lu Aiguo","year":"1998","unstructured":"Aiguo Lu, Hans Eisenmann, Guenter Stenz, and Frank M Johannes. 1998. Combining technology mapping with post-placement resynthesis for performance optimization. In Proc. ICCD. IEEE, 616--621."},{"key":"e_1_3_2_1_33_1","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2006.882119"},{"key":"e_1_3_2_1_34_1","first-page":"15","article-title":"Scalable logic synthesis using a simple circuit structure","volume":"6","author":"Mishchenko Alan","year":"2006","unstructured":"Alan Mishchenko and Robert Brayton. 2006. Scalable logic synthesis using a simple circuit structure. In Proc. IWLS, Vol. 6. 15--22.","journal-title":"Proc. IWLS"},{"key":"e_1_3_2_1_35_1","volume-title":"phyLS: powerful heightened yielded Logic Synthesis. https:\/\/github.com\/panhomyoung\/phyLS","author":"Pan Hongyang","year":"2024","unstructured":"Hongyang Pan. 2024. phyLS: powerful heightened yielded Logic Synthesis. https:\/\/github.com\/panhomyoung\/phyLS (2024)."},{"key":"e_1_3_2_1_36_1","doi-asserted-by":"publisher","DOI":"10.1145\/275107.275118"},{"key":"e_1_3_2_1_37_1","volume-title":"Physical awareness starting at technology-independent logic synthesis. Advanced Logic Synthesis","author":"Reis Andr\u00e9 In\u00e1cio","year":"2018","unstructured":"Andr\u00e9 In\u00e1cio Reis and Jody MA Matos. 2018. Physical awareness starting at technology-independent logic synthesis. Advanced Logic Synthesis (2018), 69--101."},{"key":"e_1_3_2_1_38_1","doi-asserted-by":"publisher","DOI":"10.1145\/277044.277072"},{"key":"e_1_3_2_1_39_1","doi-asserted-by":"publisher","DOI":"10.1109\/DAC18072.2020.9218527"},{"key":"e_1_3_2_1_40_1","first-page":"2028","article-title":"Maple: A simultaneous technology mapping, placement, and global routing algorithm for field-programmable gate arrays","volume":"77","author":"Togawa Nozomu","year":"1994","unstructured":"Nozomu Togawa, Masao Sato, and Tatsuo Ohtsuki. 1994. Maple: A simultaneous technology mapping, placement, and global routing algorithm for field-programmable gate arrays. IEICE Transactions on Fundamentals of Electronics, Communications and Computer Sciences 77, 12 (1994), 2028--2038.","journal-title":"IEICE Transactions on Fundamentals of Electronics, Communications and Computer Sciences"},{"key":"e_1_3_2_1_41_1","first-page":"803","article-title":"Maple-opt: a performance-oriented simultaneous technology mapping, placement, and global routing algorithm for FPGAs","volume":"17","author":"Togawa Nozomu","year":"1998","unstructured":"Nozomu Togawa, Masao Yanagisawa, and Tatsuo Ohtsuki. 1998. Maple-opt: a performance-oriented simultaneous technology mapping, placement, and global routing algorithm for FPGAs. IEEE TCAD 17, 9 (1998), 803--818.","journal-title":"IEEE TCAD"},{"key":"e_1_3_2_1_42_1","unstructured":"Clifford Wolf. 2016. Yosys open synthesis suite. (2016)."},{"key":"e_1_3_2_1_43_1","first-page":"4667","article-title":"Preplacement net length and timing estimation by customized graph neural network","volume":"41","author":"Xie Zhiyao","year":"2022","unstructured":"Zhiyao Xie, Rongjian Liang, Xiaoqing Xu, Jiang Hu, Chen-Chia Chang, Jingyu Pan, and Yiran Chen. 2022. Preplacement net length and timing estimation by customized graph neural network. IEEE TCAD 41, 11 (2022), 4667--4680.","journal-title":"IEEE TCAD"},{"key":"e_1_3_2_1_44_1","doi-asserted-by":"publisher","DOI":"10.1109\/ICCD58817.2023.00057"}],"event":{"name":"ICCAD '24: 43rd IEEE\/ACM International Conference on Computer-Aided Design","location":"Newark Liberty International Airport Marriott New York NY USA","acronym":"ICCAD '24","sponsor":["SIGDA ACM Special Interest Group on Design Automation","IEEE CAS","IEEE CEDA","IEEE EDS"]},"container-title":["Proceedings of the 43rd IEEE\/ACM International Conference on Computer-Aided Design"],"original-title":[],"link":[{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/3676536.3676676","content-type":"unspecified","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/dl.acm.org\/doi\/pdf\/10.1145\/3676536.3676676","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,6,18]],"date-time":"2025-06-18T23:43:57Z","timestamp":1750290237000},"score":1,"resource":{"primary":{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/3676536.3676676"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2024,10,27]]},"references-count":44,"alternative-id":["10.1145\/3676536.3676676","10.1145\/3676536"],"URL":"https:\/\/doi.org\/10.1145\/3676536.3676676","relation":{},"subject":[],"published":{"date-parts":[[2024,10,27]]},"assertion":[{"value":"2025-04-09","order":3,"name":"published","label":"Published","group":{"name":"publication_history","label":"Publication History"}}]}}