{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,6,19]],"date-time":"2025-06-19T05:00:19Z","timestamp":1750309219083,"version":"3.41.0"},"publisher-location":"New York, NY, USA","reference-count":50,"publisher":"ACM","license":[{"start":{"date-parts":[[2024,10,27]],"date-time":"2024-10-27T00:00:00Z","timestamp":1729987200000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/creativecommons.org\/licenses\/by\/4.0\/"}],"funder":[{"name":"SRC DARPA"}],"content-domain":{"domain":["dl.acm.org"],"crossmark-restriction":true},"short-container-title":[],"published-print":{"date-parts":[[2024,10,27]]},"DOI":"10.1145\/3676536.3676685","type":"proceedings-article","created":{"date-parts":[[2025,4,9]],"date-time":"2025-04-09T13:26:26Z","timestamp":1744205186000},"page":"1-9","update-policy":"https:\/\/doi.org\/10.1145\/crossmark-policy","source":"Crossref","is-referenced-by-count":0,"title":["On the Security Vulnerabilities of MRAM-based In-Memory Computing Architectures against Model Extraction Attacks"],"prefix":"10.1145","author":[{"ORCID":"https:\/\/orcid.org\/0000-0001-7893-7168","authenticated-orcid":false,"given":"Saion K.","family":"Roy","sequence":"first","affiliation":[{"name":"Electrical and Computer Engineering, University of Illinois at Urbana-Champaign, Urbana, Illinois, United States"}]},{"ORCID":"https:\/\/orcid.org\/0000-0002-4323-9164","authenticated-orcid":false,"given":"Naresh R.","family":"Shanbhag","sequence":"additional","affiliation":[{"name":"Electrical and Computer Engineering, University of Illinois at Urbana-Champaign, Urbana, Illinois, USA"}]}],"member":"320","published-online":{"date-parts":[[2025,4,9]]},"reference":[{"key":"e_1_3_2_1_1_1","first-page":"245","volume-title":"A 22nm 4Mb 8b-precision ReRAM computing-in-memory macro with 11.91 to 195.7 TOPS\/W for tiny AI edge devices,\" in IEEE International Solid-State Circuits Conference (ISSCC)","author":"Xue C.-X.","year":"2021","unstructured":"C.-X. Xue et al., \"A 22nm 4Mb 8b-precision ReRAM computing-in-memory macro with 11.91 to 195.7 TOPS\/W for tiny AI edge devices,\" in IEEE International Solid-State Circuits Conference (ISSCC), vol. 64, 2021, pp. 245--247."},{"key":"e_1_3_2_1_2_1","first-page":"1","article-title":"HERMES Core-A 14nm CMOS and PCM-based in-memory compute core using an array of 300ps\/LSB Linearized CCO-based ADCs and local digital processing","author":"Khaddam-Aljameh R.","year":"2021","unstructured":"R. Khaddam-Aljameh et al., \"HERMES Core-A 14nm CMOS and PCM-based in-memory compute core using an array of 300ps\/LSB Linearized CCO-based ADCs and local digital processing,\" in IEEE Symposium on VLSI Circuits, 2021, pp. 1--2.","journal-title":"IEEE Symposium on VLSI Circuits"},{"key":"e_1_3_2_1_3_1","first-page":"1","article-title":"Energy-efficient reliable HZO FeFET computation-in-memory with local multiply & global accumulate array for source-follower & charge-sharing voltage sensing","author":"Matsui C.","year":"2021","unstructured":"C. Matsui, K. Toprasertpong, S. Takagi, and K. Takeuchi, \"Energy-efficient reliable HZO FeFET computation-in-memory with local multiply & global accumulate array for source-follower & charge-sharing voltage sensing,\" in IEEE Symposium on VLSI Technology, 2021, pp. 1--2.","journal-title":"IEEE Symposium on VLSI Technology"},{"key":"e_1_3_2_1_4_1","first-page":"1","article-title":"Analog in-memory computing in FeFET-based 1T1R array for edge AI applications","author":"Saito D.","year":"2021","unstructured":"D. Saito, T. Kobayashi, H. Koga, N. Ronchi, K. Banerjee, Y. Shuto, J. Okuno, K. Konishi, L. Di Piazza, A. Mallik et al., \"Analog in-memory computing in FeFET-based 1T1R array for edge AI applications,\" in IEEE Symposium on VLSI Technology, 2021, pp. 1--2.","journal-title":"IEEE Symposium on VLSI Technology"},{"key":"e_1_3_2_1_5_1","first-page":"1","article-title":"Secure-RRAM: A 40nm 16kb compute-in-memory macro with reconfigurability, sparsity control, and embedded security","author":"Li W.","year":"2021","unstructured":"W. Li, S. Huang, X. Sun, H. Jiang, and S. Yu, \"Secure-RRAM: A 40nm 16kb compute-in-memory macro with reconfigurability, sparsity control, and embedded security,\" in IEEE Custom Integrated Circuits Conference (CICC), 2021, pp. 1--2.","journal-title":"IEEE Custom Integrated Circuits Conference (CICC)"},{"key":"e_1_3_2_1_6_1","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2021.3101209"},{"key":"e_1_3_2_1_7_1","first-page":"500","volume-title":"A fully integrated analog ReRAM based 78.4 TOPS\/W compute-in-memory chip with fully parallel MAC computing,\" in IEEE International Solid-State Circuits Conference-(ISSCC)","author":"Liu Q.","year":"2020","unstructured":"Q. Liu et al., \"A fully integrated analog ReRAM based 78.4 TOPS\/W compute-in-memory chip with fully parallel MAC computing,\" in IEEE International Solid-State Circuits Conference-(ISSCC), 2020, pp. 500--502."},{"key":"e_1_3_2_1_8_1","first-page":"244","volume-title":"A 22nm 2Mb ReRAM compute-in-memory macro with 121--28TOPS\/W for multibit MAC computing for tiny AI edge devices,\" in IEEE International Solid-State Circuits Conference-(ISSCC)","author":"Xue C.-X.","year":"2020","unstructured":"C.-X. Xue et al., \"A 22nm 2Mb ReRAM compute-in-memory macro with 121--28TOPS\/W for multibit MAC computing for tiny AI edge devices,\" in IEEE International Solid-State Circuits Conference-(ISSCC), 2020, pp. 244--246."},{"key":"e_1_3_2_1_9_1","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2019.2951363"},{"key":"e_1_3_2_1_10_1","first-page":"175","article-title":"A 4M synapses integrated analog ReRAM based 66.5 TOPS\/W neural-network processor with cell current controlled writing and flexible network architecture","author":"Mochida R.","year":"2018","unstructured":"R. Mochida et al., \"A 4M synapses integrated analog ReRAM based 66.5 TOPS\/W neural-network processor with cell current controlled writing and flexible network architecture,\" in IEEE Symposium on VLSI Technology, 2018, pp. 175--176.","journal-title":"IEEE Symposium on VLSI Technology"},{"key":"e_1_3_2_1_11_1","first-page":"1","volume-title":"A 40-nm, 2M-Cell, 8b-Precision, hybrid SLC-MLC PCM computing-in-Memory macro with 20.5-65.0 TOPS\/W for tiny-Al edge devices,\" in IEEE International Solid-State Circuits Conference (ISSCC)","author":"Khwa W.-S.","year":"2022","unstructured":"W.-S. Khwa et al., \"A 40-nm, 2M-Cell, 8b-Precision, hybrid SLC-MLC PCM computing-in-Memory macro with 20.5-65.0 TOPS\/W for tiny-Al edge devices,\" in IEEE International Solid-State Circuits Conference (ISSCC), vol. 65, 2022, pp. 1--3."},{"key":"e_1_3_2_1_12_1","doi-asserted-by":"crossref","unstructured":"J.-M. Hung Y.-H. Huang S.-P. Huang F.-C. Chang T.-H. Wen C.-I. Su W.-S. Khwa C.-C. Lo R.-S. Liu C.-C. Hsieh et al. \"An 8-Mb DC-current-free binary-to-8b precision ReRAM nonvolatile computing-in-memory macro using time-space-readout with 1286.4-21.6 TOPS\/W for edge-AI devices \" in IEEE International Solid-State Circuits Conference (ISSCC) vol. 65 2022 pp. 1--3.","DOI":"10.1109\/ISSCC42614.2022.9731715"},{"key":"e_1_3_2_1_13_1","first-page":"260","volume-title":"Analog matrix processor for edge AI real-time video analytics,\" in IEEE International Solid-State Circuits Conference (ISSCC)","author":"Fick L.","year":"2022","unstructured":"L. Fick, S. Skrzyniarz, M. Parikh, M. B. Henry, and D. Fick, \"Analog matrix processor for edge AI real-time video analytics,\" in IEEE International Solid-State Circuits Conference (ISSCC), vol. 65, 2022, pp. 260--262."},{"key":"e_1_3_2_1_14_1","doi-asserted-by":"crossref","unstructured":"S. D. Spetalnick M. Chang B. Crafton W.-S. Khwa Y.-D. Chih M.-F. Chang and A. Raychowdhury \"A 40nm 64kb 26.56 TOPS\/W 2.37 Mb\/mm 2 RRAM binary\/compute-in-memory macro with 4.23 x improvement in density and> 75% use of sensing dynamic range \" in IEEE International Solid-State Circuits Conference (ISSCC) vol. 65 2022 pp. 1--3.","DOI":"10.1109\/ISSCC42614.2022.9731725"},{"key":"e_1_3_2_1_15_1","volume-title":"An 8-bit 20.7 TOPS\/W multi-level cell ReRAM-based compute engine,\" in IEEE Symposium on VLSI Circuits","author":"Correll J. M.","year":"2022","unstructured":"J. M. Correll, L. Jie, S. Song, S. Lee, J. Zhu, W. Tang, L. Wormald, J. Erhardt, N. Breil, R. Quon, D. Kamalanathan, S. Krishnan, M. Chudzik, M. Zhang, W. D. Lu, and M. P. Flynn, \"An 8-bit 20.7 TOPS\/W multi-level cell ReRAM-based compute engine,\" in IEEE Symposium on VLSI Circuits, 2022."},{"key":"e_1_3_2_1_16_1","doi-asserted-by":"crossref","unstructured":"J.-M. Hung et al. \"An 8-Mb DC-current-free binary-to-8b precision ReRAM nonvolatile computing-in-memory macro using time-space-readout with 1286.4-21.6TOPS\/W for edge-AI devices \" in 2022 IEEE International Solid- State Circuits Conference (ISSCC) vol. 65 2022 pp. 1--3.","DOI":"10.1109\/ISSCC42614.2022.9731715"},{"key":"e_1_3_2_1_17_1","first-page":"75","volume-title":"A maximally row-parallel MRAM in-memory-computing macro addressing readout circuit sensitivity and area,\" in IEEE 47th European Solid State Circuits Conference (ESSCIRC)","author":"Deaville P.","year":"2021","unstructured":"P. Deaville, B. Zhang, L.-Y. Chen, and N. Verma, \"A maximally row-parallel MRAM in-memory-computing macro addressing readout circuit sensitivity and area,\" in IEEE 47th European Solid State Circuits Conference (ESSCIRC), 2021, pp. 75--78."},{"key":"e_1_3_2_1_18_1","volume-title":"A 22nm 128-kb MRAM Row\/column-parallel in-memory computing macro with memory-resistance boosting and multi-column ADC readout,\" in IEEE Symposium on VLSI Circuits","author":"Deaville P.","year":"2022","unstructured":"P. Deaville, B. Zhang, and N. Verma, \"A 22nm 128-kb MRAM Row\/column-parallel in-memory computing macro with memory-resistance boosting and multi-column ADC readout,\" in IEEE Symposium on VLSI Circuits, 2022."},{"key":"e_1_3_2_1_19_1","doi-asserted-by":"publisher","DOI":"10.1109\/ESSCIRC59616.2023.10268799"},{"key":"e_1_3_2_1_20_1","doi-asserted-by":"publisher","DOI":"10.1109\/TED.2020.3015178"},{"key":"e_1_3_2_1_21_1","volume-title":"Deep-learning model extraction through software-based power side-channel,\" in IEEE\/ACM International Conference on Computer Aided Design (ICCAD)","author":"Zhang X.","year":"2023","unstructured":"X. Zhang, A. A. Ding, and Y. Fei, \"Deep-learning model extraction through software-based power side-channel,\" in IEEE\/ACM International Conference on Computer Aided Design (ICCAD), 2023."},{"key":"e_1_3_2_1_22_1","volume-title":"Reverse-engineering deep neural networks using floating-point timing side-channels,\" in ACM\/IEEE Design Automation Conference (DAC)","author":"Gongye C.","year":"2020","unstructured":"C. Gongye, Y. Fei, and T. Wahl, \"Reverse-engineering deep neural networks using floating-point timing side-channels,\" in ACM\/IEEE Design Automation Conference (DAC), 2020."},{"key":"e_1_3_2_1_23_1","first-page":"1","volume-title":"IEEE","author":"Potluri S.","year":"2021","unstructured":"S. Potluri and A. Aysu, \"Stealing neural network models through the scan chain: A new threat for ML hardware,\" in 2021 IEEE\/ACM International Conference On Computer Aided Design (ICCAD). IEEE, 2021, pp. 1--8."},{"key":"e_1_3_2_1_24_1","first-page":"1","volume-title":"IEEE Computer Society","author":"Gongye C.","year":"2023","unstructured":"C. Gongye, Y. Luo, X. Xu, and Y. Fei, \"Side-Channel-Assisted Reverse-Engineering of Encrypted DNN Hardware Accelerator IP and Attack Surface Exploration,\" in IEEE Symposium on Security and Privacy (SP). IEEE Computer Society, 2023, pp. 1--1."},{"key":"e_1_3_2_1_25_1","volume-title":"Model reverseengineering attack using correlation power analysis against systolic array based neural network accelerator,\" in IEEE International Symposium on Circuits and Systems (ISCAS)","author":"Yoshida K.","year":"2020","unstructured":"K. Yoshida, T. Kubota, S. Okura, M. Shiozaki, and T. Fujino, \"Model reverseengineering attack using correlation power analysis against systolic array based neural network accelerator,\" in IEEE International Symposium on Circuits and Systems (ISCAS), 2020."},{"key":"e_1_3_2_1_26_1","volume-title":"High accuracy and high fidelity extraction of neural networks,\" in 29th USENIX security symposium","author":"Jagielski M.","year":"2020","unstructured":"M. Jagielski, N. Carlini, D. Berthelot, A. Kurakin, and N. Papernot, \"High accuracy and high fidelity extraction of neural networks,\" in 29th USENIX security symposium, 2020."},{"key":"e_1_3_2_1_27_1","first-page":"2633","volume-title":"Erlingsson et al., \"Extracting training data from large language models,\" in 30th USENIX Security Symposium (USENIX Security 21)","author":"Carlini N.","year":"2021","unstructured":"N. Carlini, F. Tramer, E. Wallace, M. Jagielski, A. Herbert-Voss, K. Lee, A. Roberts, T. Brown, D. Song, U. Erlingsson et al., \"Extracting training data from large language models,\" in 30th USENIX Security Symposium (USENIX Security 21), 2021, pp. 2633--2650."},{"key":"e_1_3_2_1_28_1","first-page":"601","volume-title":"Stealing machine learning models via prediction {APIs},\" in 25th USENIX security symposium (USENIX Security 16)","author":"Tram\u00e8r F.","year":"2016","unstructured":"F. Tram\u00e8r, F. Zhang, A. Juels, M. K. Reiter, and T. Ristenpart, \"Stealing machine learning models via prediction {APIs},\" in 25th USENIX security symposium (USENIX Security 16), 2016, pp. 601--618."},{"key":"e_1_3_2_1_29_1","doi-asserted-by":"publisher","DOI":"10.1145\/3373376.3378460"},{"key":"e_1_3_2_1_30_1","volume-title":"CSI NN: Reverse engineering of neural network architectures through electromagnetic side channel,\" USENIX","author":"Batina L.","year":"2019","unstructured":"L. Batina, S. Bhasin, D. Jap, and S. Picek, \"CSI NN: Reverse engineering of neural network architectures through electromagnetic side channel,\" USENIX, 2019."},{"key":"e_1_3_2_1_31_1","article-title":"\"gamma-Knife: Extracting Neural Network Architecture Through Software-Based Power Side-Channel","author":"Ryu D.","year":"2023","unstructured":"D. Ryu, Y. Kim, and J. Hur, \"gamma-Knife: Extracting Neural Network Architecture Through Software-Based Power Side-Channel,\" IEEE Transactions on Dependable and Secure Computing, 2023.","journal-title":"IEEE Transactions on Dependable and Secure Computing"},{"key":"e_1_3_2_1_32_1","volume-title":"Membership inference attacks against machine learning models,\" in IEEE symposium on security and privacy (SP)","author":"Shokri R.","year":"2017","unstructured":"R. Shokri, M. Stronati, C. Song, and V. Shmatikov, \"Membership inference attacks against machine learning models,\" in IEEE symposium on security and privacy (SP), 2017."},{"key":"e_1_3_2_1_33_1","first-page":"1","volume-title":"Proceedings of the 2023 Secure and Trustworthy Deep Learning Systems Workshop","author":"Luqman A.","year":"2023","unstructured":"A. Luqman, A. Chattopadhyay, and K.-Y. Lam, \"Membership Inference Vulnerabilities in Peer-to-Peer Federated Learning,\" in Proceedings of the 2023 Secure and Trustworthy Deep Learning Systems Workshop, 2023, pp. 1--5."},{"key":"e_1_3_2_1_34_1","first-page":"587","volume-title":"Whispering MLaaS\": Exploiting Timing Channels to Compromise User Privacy in Deep Neural Networks,\" IACR Transactions on Cryptographic Hardware and Embedded Systems","author":"Shukla S.","year":"2023","unstructured":"S. Shukla, M. Alam, S. Bhattacharya, P. Mitra, and D. Mukhopadhyay, \"\"Whispering MLaaS\": Exploiting Timing Channels to Compromise User Privacy in Deep Neural Networks,\" IACR Transactions on Cryptographic Hardware and Embedded Systems, pp. 587--613, 2023."},{"key":"e_1_3_2_1_35_1","volume-title":"Reconstructing training data with informed adversaries,\" in IEEE Symposium on Security and Privacy (SP)","author":"Balle B.","year":"2022","unstructured":"B. Balle, G. Cherubin, and J. Hayes, \"Reconstructing training data with informed adversaries,\" in IEEE Symposium on Security and Privacy (SP), 2022."},{"key":"e_1_3_2_1_36_1","first-page":"1291","volume-title":"Updates-Leak: Data set inference and reconstruction attacks in online learning,\" in 29th USENIX security symposium (USENIX Security 20)","author":"Salem A.","year":"2020","unstructured":"A. Salem, A. Bhattacharya, M. Backes, M. Fritz, and Y. Zhang, \"Updates-Leak: Data set inference and reconstruction attacks in online learning,\" in 29th USENIX security symposium (USENIX Security 20), 2020, pp. 1291--1308."},{"key":"e_1_3_2_1_37_1","article-title":"Side-channel attack analysis on in-memory computing architectures","author":"Wang Z.","year":"2023","unstructured":"Z. Wang, F.-h. Meng, Y. Park, J. K. Eshraghian, and W. D. Lu, \"Side-channel attack analysis on in-memory computing architectures,\" IEEE Transactions on Emerging Topics in Computing, 2023.","journal-title":"IEEE Transactions on Emerging Topics in Computing"},{"key":"e_1_3_2_1_38_1","first-page":"612","volume-title":"Power Side-Channel Analysis and Mitigation for Neural Network Accelerators based on Memristive Crossbars,\" in 2024 29th Asia and South Pacific Design Automation Conference (ASP-DAC)","author":"Sapui B.","year":"2024","unstructured":"B. Sapui and M. B. Tahoori, \"Power Side-Channel Analysis and Mitigation for Neural Network Accelerators based on Memristive Crossbars,\" in 2024 29th Asia and South Pacific Design Automation Conference (ASP-DAC), 2024, pp. 612--617."},{"issue":"1","key":"e_1_3_2_1_39_1","first-page":"12","article-title":"STT-MRAM sensing: a review","volume":"68","author":"Na T.","year":"2020","unstructured":"T. Na, S. H. Kang, and S.-O. Jung, \"STT-MRAM sensing: a review,\" IEEE Transactions on Circuits and Systems II: Express Briefs, vol. 68, no. 1, pp. 12--18, 2020.","journal-title":"IEEE Transactions on Circuits and Systems II: Express Briefs"},{"key":"e_1_3_2_1_40_1","doi-asserted-by":"publisher","DOI":"10.1038\/s41586-022-04992-8"},{"key":"e_1_3_2_1_41_1","first-page":"29","volume-title":"K\u00e4mpfe et al., \"Ultra-low power flexible precision FeFET based analog in-memory computing,\" in 2020 IEEE International Electron Devices Meeting (IEDM)","author":"Soliman T.","year":"2020","unstructured":"T. Soliman, F. M\u00fcller, T. Kirchner, T. Hoffmann, H. Ganem, E. Karimov, T. Ali, M. Lederer, C. Sudarshan, T. K\u00e4mpfe et al., \"Ultra-low power flexible precision FeFET based analog in-memory computing,\" in 2020 IEEE International Electron Devices Meeting (IEDM), 2020, pp. 29--2."},{"key":"e_1_3_2_1_42_1","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2020.2987714"},{"key":"e_1_3_2_1_43_1","volume-title":"Power-based side-channel attack for aes key extraction on the atmega328 microcontroller,\" arXiv preprint arXiv:2203.08220","author":"Banerjee U.","year":"2022","unstructured":"U. Banerjee, L. Ho, and S. Koppula, \"Power-based side-channel attack for aes key extraction on the atmega328 microcontroller,\" arXiv preprint arXiv:2203.08220, 2022."},{"key":"e_1_3_2_1_44_1","doi-asserted-by":"publisher","DOI":"10.1109\/JXCDC.2024.3381888"},{"key":"e_1_3_2_1_45_1","first-page":"237","volume-title":"IEEE","author":"Sahoo D. P.","year":"2017","unstructured":"D. P. Sahoo, P. H. Nguyen, D. B. Roy, D. Mukhopadhyay, and R. S. Chakraborty, \"Side channel evaluation of PUF-based pseudorandom permutation,\" in 2017 Euromicro Conference on Digital System Design (DSD). IEEE, 2017, pp. 237--243."},{"key":"e_1_3_2_1_46_1","first-page":"679","volume-title":"Hertzbleed: Turning power {Side-Channel} attacks into remote timing attacks on x86,\" in 31st USENIX Security Symposium","author":"Wang Y.","year":"2022","unstructured":"Y. Wang et al., \"Hertzbleed: Turning power {Side-Channel} attacks into remote timing attacks on x86,\" in 31st USENIX Security Symposium, 2022, pp. 679--697."},{"key":"e_1_3_2_1_47_1","first-page":"3007","volume-title":"PMLR","author":"Sakr C.","year":"2017","unstructured":"C. Sakr, Y. Kim, and N. Shanbhag, \"Analytical guarantees on numerical precision of deep neural networks,\" in International Conference on Machine Learning. PMLR, 2017, pp. 3007--3016."},{"key":"e_1_3_2_1_48_1","volume-title":"Imitation attacks and defenses for black-box machine translation systems,\" arXiv preprint arXiv:2004. 15015","author":"Wallace E.","year":"2020","unstructured":"E. Wallace, M. Stern, and D. Song, \"Imitation attacks and defenses for black-box machine translation systems,\" arXiv preprint arXiv:2004. 15015, 2020."},{"key":"e_1_3_2_1_49_1","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2024.3359526"},{"key":"e_1_3_2_1_50_1","doi-asserted-by":"publisher","DOI":"10.1145\/2976749.2978318"}],"event":{"name":"ICCAD '24: 43rd IEEE\/ACM International Conference on Computer-Aided Design","sponsor":["SIGDA ACM Special Interest Group on Design Automation","IEEE CAS","IEEE CEDA","IEEE EDS"],"location":"Newark Liberty International Airport Marriott New York NY USA","acronym":"ICCAD '24"},"container-title":["Proceedings of the 43rd IEEE\/ACM International Conference on Computer-Aided Design"],"original-title":[],"link":[{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/3676536.3676685","content-type":"unspecified","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/dl.acm.org\/doi\/pdf\/10.1145\/3676536.3676685","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,6,18]],"date-time":"2025-06-18T23:43:57Z","timestamp":1750290237000},"score":1,"resource":{"primary":{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/3676536.3676685"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2024,10,27]]},"references-count":50,"alternative-id":["10.1145\/3676536.3676685","10.1145\/3676536"],"URL":"https:\/\/doi.org\/10.1145\/3676536.3676685","relation":{},"subject":[],"published":{"date-parts":[[2024,10,27]]},"assertion":[{"value":"2025-04-09","order":3,"name":"published","label":"Published","group":{"name":"publication_history","label":"Publication History"}}]}}