{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,3,28]],"date-time":"2026-03-28T08:48:19Z","timestamp":1774687699561,"version":"3.50.1"},"publisher-location":"New York, NY, USA","reference-count":15,"publisher":"ACM","license":[{"start":{"date-parts":[[2024,10,27]],"date-time":"2024-10-27T00:00:00Z","timestamp":1729987200000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/www.acm.org\/publications\/policies\/copyright_policy#Background"}],"content-domain":{"domain":["dl.acm.org"],"crossmark-restriction":true},"short-container-title":[],"published-print":{"date-parts":[[2024,10,27]]},"DOI":"10.1145\/3676536.3676688","type":"proceedings-article","created":{"date-parts":[[2025,4,9]],"date-time":"2025-04-09T13:26:26Z","timestamp":1744205186000},"page":"1-8","update-policy":"https:\/\/doi.org\/10.1145\/crossmark-policy","source":"Crossref","is-referenced-by-count":2,"title":["An Effective Analytical Placement Approach to Handle Fence Region Constraint"],"prefix":"10.1145","author":[{"ORCID":"https:\/\/orcid.org\/0000-0001-8637-2144","authenticated-orcid":false,"given":"Jai-Ming","family":"Lin","sequence":"first","affiliation":[{"name":"Department of Electrical Engineering, National Cheng Kung University, Tainan, Taiwan"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"ORCID":"https:\/\/orcid.org\/0009-0003-1251-4746","authenticated-orcid":false,"given":"Wei-Yuan","family":"Lin","sequence":"additional","affiliation":[{"name":"Department of Electrical Engineering, National Cheng Kung University, Tainan, Taiwan"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"ORCID":"https:\/\/orcid.org\/0009-0009-5373-0430","authenticated-orcid":false,"given":"Yung-Chen","family":"Chen","sequence":"additional","affiliation":[{"name":"Department of Electrical Engineering, National Cheng Kung University, Tainan, Taiwan"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"ORCID":"https:\/\/orcid.org\/0009-0007-6751-1090","authenticated-orcid":false,"given":"Pin-Yu","family":"Chen","sequence":"additional","affiliation":[{"name":"Department of Electrical Engineering, National Cheng Kung University, Tainan, Taiwan"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"ORCID":"https:\/\/orcid.org\/0009-0008-6760-4016","authenticated-orcid":false,"given":"Chen-Fa","family":"Tsai","sequence":"additional","affiliation":[{"name":"Design Service Division of Global Unichip Corporation, Tainan, Taiwan"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"ORCID":"https:\/\/orcid.org\/0009-0006-4333-5355","authenticated-orcid":false,"given":"De-Shiun","family":"Fu","sequence":"additional","affiliation":[{"name":"Design Service Division of Global Unichip Corporation, Hsinchu, Taiwan"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"ORCID":"https:\/\/orcid.org\/0009-0008-5542-7163","authenticated-orcid":false,"given":"Che-Li","family":"Lin","sequence":"additional","affiliation":[{"name":"Design Service Division of Global Unichip Corporation, Tainan, Taiwan"}],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"320","published-online":{"date-parts":[[2025,4,9]]},"reference":[{"key":"e_1_3_2_1_1_1","first-page":"200","volume-title":"A Semi-persistent Clustering Technique for VLSI Circuit Placement,\" in Proc. of ISPD","author":"Alpert C.","year":"2005","unstructured":"C. Alpert, A. Kahng, G.-J. Nam, S. Reda, and P. Villarrubia, \"A Semi-persistent Clustering Technique for VLSI Circuit Placement,\" in Proc. of ISPD, pp. 200--207, 2005."},{"key":"e_1_3_2_1_2_1","first-page":"157","volume-title":"ISPD 2015 Benchmarks with Fence Regions and Routing Blockages for Detailed-routing-driven Placement,\" in Proc. of ISPD","author":"Bustany I. S.","year":"2015","unstructured":"I. S. Bustany, D. Chinnery, J. R. Shinnerl, and V. Yutsis, \"ISPD 2015 Benchmarks with Fence Regions and Routing Blockages for Detailed-routing-driven Placement,\" in Proc. of ISPD, pp. 157--164, 2015."},{"issue":"7","key":"e_1_3_2_1_3_1","first-page":"1228","article-title":"NTUplace3: An Analytical Placer for Large-scale Mixed-size Designs with Pre-placed Blocks and Density Constraints","volume":"27","author":"Chen T.-C.","year":"2008","unstructured":"T.-C. Chen, Z.-W. Jiang, T.-C. Hsu, H.-C. Chen, and Y.-W. Chang, \"NTUplace3: An Analytical Placer for Large-scale Mixed-size Designs with Pre-placed Blocks and Density Constraints,\" IEEE Trans. of TCAD, vol. 27, no. 7, pp. 1228--1240, 2008.","journal-title":"IEEE Trans. of TCAD"},{"key":"e_1_3_2_1_4_1","first-page":"1","volume-title":"Proc. of SLIP","author":"Chow W. -K.","year":"2017","unstructured":"W. -K. Chow, J. Kuang, P. Tu and E. F. Y. Young, \"Fence-aware Detailed-routability Driven Placement,\" in Proc. of SLIP, pp. 1--7, 2017."},{"key":"e_1_3_2_1_5_1","volume-title":"Eh?Placer: A High-Performance Modern Technology-driven Placer,\" ACM TODAES","author":"Darav N. K.","unstructured":"N. K. Darav, A. Kennings, A. F. Tabrizi, D. Westwick, and L. Behjat, \"Eh?Placer: A High-Performance Modern Technology-driven Placer,\" ACM TODAES, vol. 21, no. 3, Apr. 2016."},{"issue":"3","key":"e_1_3_2_1_6_1","first-page":"459","article-title":"NCTU-GR: Efficient Simulated Evolution-Based Rerouting and Congestion-Relaxed Layer Assignment on 3-D Global Routing","volume":"20","author":"Dai K. -R.","year":"2012","unstructured":"K. -R. Dai, W. -H. Liu and Y. -L. Li, \"NCTU-GR: Efficient Simulated Evolution-Based Rerouting and Congestion-Relaxed Layer Assignment on 3-D Global Routing,\" IEEE Trans. of TVLSI, vol. 20, no. 3, pp. 459--472, 2012.","journal-title":"IEEE Trans. of TVLSI"},{"key":"e_1_3_2_1_7_1","doi-asserted-by":"publisher","DOI":"10.1145\/3400302.3415691"},{"key":"e_1_3_2_1_8_1","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2017.2712665"},{"key":"e_1_3_2_1_9_1","doi-asserted-by":"publisher","DOI":"10.6028\/jres.049.044"},{"key":"e_1_3_2_1_10_1","first-page":"438","volume-title":"Proc. of ASPDAC","author":"Lin J. -M.","year":"2017","unstructured":"J. -M. Lin, B. -H. Yu and L. -Y. Chang, \"Regularity-aware Routability-driven Placement Prototyping Algorithm for Hierarchical Mixed-size Circuits,\" in Proc. of ASPDAC, pp. 438--443, 2017."},{"key":"e_1_3_2_1_11_1","volume-title":"Proc. of DAC","author":"Lin J.-M.","year":"2019","unstructured":"J.-M. Lin, S.-T. Li and Y.-T. Wang, \"Routability-driven Mixed-size Placement Prototyping Approach Considering Design Hierarchy and Indirect Connectivity Between Macros,\" in Proc. of DAC, 2019."},{"key":"e_1_3_2_1_12_1","first-page":"1","volume-title":"A Dataflow-aware Analytical Placement Algorithm for Modern Mixed-size Circuit Designs,\" in Proc. of ICCAD","author":"Lin J. -M.","year":"2021","unstructured":"J. -M. Lin, W. -F. Huang, Y. -C. Chen, Y. -T. Wang and P. -W. Wang, \"DAPA: A Dataflow-aware Analytical Placement Algorithm for Modern Mixed-size Circuit Designs,\" in Proc. of ICCAD, pp. 1--8, 2021."},{"key":"e_1_3_2_1_13_1","volume-title":"Proc. of ICCAD","author":"Lin J. -M.","year":"2021","unstructured":"J. -M. Lin, C. -W. Huang, L. -C. Zane, M. -C. Tsai, C. -L. Lin and C. -F. Tsai, \"Routability-driven Global Placer Target on Removing Global and Local Congestion for VLSI Designs,\" in Proc. of ICCAD, 2021."},{"key":"e_1_3_2_1_14_1","first-page":"48","volume-title":"An Efficient and Effective Detailed Placement Algorithm,\" in Proc. of ICCAD","author":"Pan Min","year":"2005","unstructured":"Min Pan, N. Viswanathan and C. Chu, \"An Efficient and Effective Detailed Placement Algorithm,\" in Proc. of ICCAD, pp. 48--55, 2005."},{"key":"e_1_3_2_1_15_1","first-page":"47","volume-title":"Johannes, \"Fast Legalization of Standard Cell Circuits with Minimal Movement,\" in Proc. of ISPD","author":"Spindler Peter","year":"2008","unstructured":"Peter Spindler, Ulf Schlichtmann, and Frank M. Johannes, \"Fast Legalization of Standard Cell Circuits with Minimal Movement,\" in Proc. of ISPD, pp. 47--53, 2008."}],"event":{"name":"ICCAD '24: 43rd IEEE\/ACM International Conference on Computer-Aided Design","location":"Newark Liberty International Airport Marriott New York NY USA","acronym":"ICCAD '24","sponsor":["SIGDA ACM Special Interest Group on Design Automation","IEEE CAS","IEEE CEDA","IEEE EDS"]},"container-title":["Proceedings of the 43rd IEEE\/ACM International Conference on Computer-Aided Design"],"original-title":[],"link":[{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/3676536.3676688","content-type":"unspecified","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/dl.acm.org\/doi\/pdf\/10.1145\/3676536.3676688","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,6,18]],"date-time":"2025-06-18T23:43:57Z","timestamp":1750290237000},"score":1,"resource":{"primary":{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/3676536.3676688"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2024,10,27]]},"references-count":15,"alternative-id":["10.1145\/3676536.3676688","10.1145\/3676536"],"URL":"https:\/\/doi.org\/10.1145\/3676536.3676688","relation":{},"subject":[],"published":{"date-parts":[[2024,10,27]]},"assertion":[{"value":"2025-04-09","order":3,"name":"published","label":"Published","group":{"name":"publication_history","label":"Publication History"}}]}}