{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,6,19]],"date-time":"2025-06-19T05:00:18Z","timestamp":1750309218935,"version":"3.41.0"},"publisher-location":"New York, NY, USA","reference-count":21,"publisher":"ACM","license":[{"start":{"date-parts":[[2024,10,27]],"date-time":"2024-10-27T00:00:00Z","timestamp":1729987200000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/creativecommons.org\/licenses\/by\/4.0\/"}],"funder":[{"DOI":"10.13039\/100000001","name":"NSF (National Science Foundation)","doi-asserted-by":"publisher","award":["CCF-2212346","CCF-2106725"],"award-info":[{"award-number":["CCF-2212346","CCF-2106725"]}],"id":[{"id":"10.13039\/100000001","id-type":"DOI","asserted-by":"publisher"}]},{"name":"SRC","award":["GRC-CADT-3013.001"],"award-info":[{"award-number":["GRC-CADT-3013.001"]}]}],"content-domain":{"domain":["dl.acm.org"],"crossmark-restriction":true},"short-container-title":[],"published-print":{"date-parts":[[2024,10,27]]},"DOI":"10.1145\/3676536.3676690","type":"proceedings-article","created":{"date-parts":[[2025,4,9]],"date-time":"2025-04-09T13:26:26Z","timestamp":1744205186000},"page":"1-8","update-policy":"https:\/\/doi.org\/10.1145\/crossmark-policy","source":"Crossref","is-referenced-by-count":0,"title":["SysMix: Mixed-Size Placement for Systolic-Array-Based Hierarchical Designs"],"prefix":"10.1145","author":[{"ORCID":"https:\/\/orcid.org\/0000-0002-8529-0398","authenticated-orcid":false,"given":"Donghao","family":"Fang","sequence":"first","affiliation":[{"name":"Texas A&M University, College Station, Texas, United States"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"ORCID":"https:\/\/orcid.org\/0000-0002-4906-3788","authenticated-orcid":false,"given":"Hailaing","family":"Hu","sequence":"additional","affiliation":[{"name":"Texas A&M University, College Station, Texas, USA"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"ORCID":"https:\/\/orcid.org\/0000-0002-9887-5109","authenticated-orcid":false,"given":"Wuxi","family":"Li","sequence":"additional","affiliation":[{"name":"AMD, Santa Clara, CA, USA"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"ORCID":"https:\/\/orcid.org\/0000-0002-3978-2930","authenticated-orcid":false,"given":"Yuan","family":"Bo","sequence":"additional","affiliation":[{"name":"Rutgers University, New Brunswick, NJ, USA"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"ORCID":"https:\/\/orcid.org\/0000-0003-1157-7799","authenticated-orcid":false,"given":"Jiang","family":"Hu","sequence":"additional","affiliation":[{"name":"Texas A&M University, College Station, Texas, USA"}],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"320","published-online":{"date-parts":[[2025,4,9]]},"reference":[{"key":"e_1_3_2_1_1_1","doi-asserted-by":"publisher","DOI":"10.1145\/3569052.3578923"},{"key":"e_1_3_2_1_2_1","doi-asserted-by":"publisher","DOI":"10.1109\/ICCAD57390.2023.10323975"},{"key":"e_1_3_2_1_3_1","doi-asserted-by":"crossref","unstructured":"Tung-Chieh Chen Zhe-Wei Jiang Tien-Chang Hsu Hsin-Chen Chen and Yao-Wen Chang. 2008. NTUplace3: an analytical placer for large-scale mixed-size designs with preplaced blocks and density constraints. In Transactions on Computer-Aided Design of Integrated Circuits and Systems.","DOI":"10.1109\/TCAD.2008.923063"},{"key":"e_1_3_2_1_4_1","doi-asserted-by":"publisher","DOI":"10.1109\/ICCAD57390.2023.10323700"},{"key":"e_1_3_2_1_5_1","doi-asserted-by":"publisher","DOI":"10.1145\/3569052.3578926"},{"key":"e_1_3_2_1_6_1","doi-asserted-by":"crossref","unstructured":"Chung-Kuan Cheng Andrew B. Kahng Ilgweon Kang and Lutong Wang. 2019. RePlAce: advancing solution quality and routability validation in global placement. In Transactions on Computer-Aided Design of Integrated Circuits and Systems.","DOI":"10.1109\/TCAD.2018.2859220"},{"key":"e_1_3_2_1_7_1","doi-asserted-by":"publisher","DOI":"10.1145\/2228360.2228498"},{"key":"e_1_3_2_1_8_1","unstructured":"Lawrence T. Clark Vinay Vashishtha Lucian Shifren Aditya Gujja Saurabh Sinha Brian Cline Chandarasekaran Ramamurthy and Greg Yeric. 2016. ASAP7: a 7-nm finFET predictive process design kit. In Microelectronics."},{"key":"e_1_3_2_1_9_1","doi-asserted-by":"publisher","DOI":"10.1145\/3505170.3506723"},{"key":"e_1_3_2_1_10_1","doi-asserted-by":"publisher","DOI":"10.1109\/ICCAD57390.2023.10323742"},{"key":"e_1_3_2_1_11_1","volume-title":"International Symposium on Computer Architecture.","author":"Norman","year":"2017","unstructured":"Jouppi, Norman P., et al. 2017. In-datacenter performance analysis of a tensor processing unit. In International Symposium on Computer Architecture."},{"key":"e_1_3_2_1_12_1","doi-asserted-by":"publisher","DOI":"10.1145\/3505170.3506731"},{"key":"e_1_3_2_1_13_1","doi-asserted-by":"publisher","DOI":"10.1145\/266021.266273"},{"key":"e_1_3_2_1_14_1","doi-asserted-by":"publisher","DOI":"10.1109\/ICFPT51103.2020.00020"},{"key":"e_1_3_2_1_15_1","volume-title":"Pan","author":"Lin Yibo","year":"2020","unstructured":"Yibo Lin, Zixuan Jiang, Jiaqi Gu, Wuxi Li, Shounak Dhar, Haoxing Ren, Brucek Khailany, and David Z. Pan. 2020. DREAMPlace: deep learning toolkit-enabled GPU acceleration for modern VLSI placement. In Transactions on Computer-Aided Design of Integrated Circuits and Systems."},{"key":"e_1_3_2_1_16_1","doi-asserted-by":"publisher","DOI":"10.1145\/3287624.3287677"},{"key":"e_1_3_2_1_17_1","volume-title":"Kenneth Kent, and Jonathan Rose.","author":"Luu Jason","year":"2011","unstructured":"Jason Luu, Ian Kuon, Peter Jamieson, Ted Campbell, Andy Ye, Wei Mark Fang, Kenneth Kent, and Jonathan Rose. 2011. VPR 5.0: FPGA CAD and architecture exploration tools with single-driver routing, heterogeneity and process scaling. In Transactions on Reconfigurable Technology and Systems."},{"key":"e_1_3_2_1_18_1","doi-asserted-by":"crossref","unstructured":"Henning Meyerhenke Burkhard Monien and Stefan Schamberger. 2009. Graph partitioning and disturbed diffusion. In Parallel Computing.","DOI":"10.1016\/j.parco.2009.09.006"},{"key":"e_1_3_2_1_19_1","doi-asserted-by":"crossref","unstructured":"Azalia Mirhoseini et al. 2021. A graph placement methodology for fast chip design. In Nature.","DOI":"10.1038\/s41586-021-03544-w"},{"volume-title":"Design Automation Conference.","author":"Ward Samuel I.","key":"e_1_3_2_1_20_1","unstructured":"Samuel I. Ward, Duo Ding, and David Z. Pan. 2012. PADE: A high-performance placer with automatic datapath extraction and evaluation through high-dimensional data learning. In Design Automation Conference."},{"key":"e_1_3_2_1_21_1","doi-asserted-by":"publisher","DOI":"10.1145\/3061639.3062207"}],"event":{"name":"ICCAD '24: 43rd IEEE\/ACM International Conference on Computer-Aided Design","sponsor":["SIGDA ACM Special Interest Group on Design Automation","IEEE CAS","IEEE CEDA","IEEE EDS"],"location":"Newark Liberty International Airport Marriott New York NY USA","acronym":"ICCAD '24"},"container-title":["Proceedings of the 43rd IEEE\/ACM International Conference on Computer-Aided Design"],"original-title":[],"link":[{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/3676536.3676690","content-type":"unspecified","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/dl.acm.org\/doi\/pdf\/10.1145\/3676536.3676690","content-type":"application\/pdf","content-version":"vor","intended-application":"syndication"},{"URL":"https:\/\/dl.acm.org\/doi\/pdf\/10.1145\/3676536.3676690","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,6,18]],"date-time":"2025-06-18T23:43:57Z","timestamp":1750290237000},"score":1,"resource":{"primary":{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/3676536.3676690"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2024,10,27]]},"references-count":21,"alternative-id":["10.1145\/3676536.3676690","10.1145\/3676536"],"URL":"https:\/\/doi.org\/10.1145\/3676536.3676690","relation":{},"subject":[],"published":{"date-parts":[[2024,10,27]]},"assertion":[{"value":"2025-04-09","order":3,"name":"published","label":"Published","group":{"name":"publication_history","label":"Publication History"}}]}}