{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,5,27]],"date-time":"2026-05-27T20:11:04Z","timestamp":1779912664482,"version":"3.53.1"},"publisher-location":"New York, NY, USA","reference-count":45,"publisher":"ACM","license":[{"start":{"date-parts":[[2024,10,27]],"date-time":"2024-10-27T00:00:00Z","timestamp":1729987200000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/creativecommons.org\/licenses\/by-nd\/4.0\/"}],"funder":[{"DOI":"10.13039\/501100001809","name":"National Natural Science Foundation of China","doi-asserted-by":"publisher","award":["U21B2030"],"award-info":[{"award-number":["U21B2030"]}],"id":[{"id":"10.13039\/501100001809","id-type":"DOI","asserted-by":"publisher"}]},{"DOI":"10.13039\/501100001809","name":"National Natural Science Foundation of China","doi-asserted-by":"publisher","award":["92264204"],"award-info":[{"award-number":["92264204"]}],"id":[{"id":"10.13039\/501100001809","id-type":"DOI","asserted-by":"publisher"}]},{"DOI":"10.13039\/501100012166","name":"National Key Research and Development Program of China","doi-asserted-by":"publisher","award":["2019YFA0706100"],"award-info":[{"award-number":["2019YFA0706100"]}],"id":[{"id":"10.13039\/501100012166","id-type":"DOI","asserted-by":"publisher"}]},{"DOI":"10.13039\/100000001","name":"National Science Foundation","doi-asserted-by":"publisher","award":["2312886"],"award-info":[{"award-number":["2312886"]}],"id":[{"id":"10.13039\/100000001","id-type":"DOI","asserted-by":"publisher"}]},{"DOI":"10.13039\/100000001","name":"National Science Foundation","doi-asserted-by":"publisher","award":["2008365"],"award-info":[{"award-number":["2008365"]}],"id":[{"id":"10.13039\/100000001","id-type":"DOI","asserted-by":"publisher"}]}],"content-domain":{"domain":["dl.acm.org"],"crossmark-restriction":true},"short-container-title":[],"published-print":{"date-parts":[[2024,10,27]]},"DOI":"10.1145\/3676536.3676715","type":"proceedings-article","created":{"date-parts":[[2025,4,9]],"date-time":"2025-04-09T13:21:20Z","timestamp":1744204880000},"page":"1-9","update-policy":"https:\/\/doi.org\/10.1145\/crossmark-policy","source":"Crossref","is-referenced-by-count":3,"title":["REMNA: Variation-Resilient and Energy-Efficient MLC FeFET Computing-in-Memory Using NAND Flash-Like Read and Adaptive Control"],"prefix":"10.1145","author":[{"ORCID":"https:\/\/orcid.org\/0000-0001-8366-335X","authenticated-orcid":false,"given":"Taixin","family":"Li","sequence":"first","affiliation":[{"name":"Tsinghua University, Beijing, China"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"ORCID":"https:\/\/orcid.org\/0000-0003-2527-4246","authenticated-orcid":false,"given":"Hongtao","family":"Zhong","sequence":"additional","affiliation":[{"name":"Tsinghua University, Beijing, China"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"ORCID":"https:\/\/orcid.org\/0000-0001-6393-8635","authenticated-orcid":false,"given":"Yixin","family":"Xu","sequence":"additional","affiliation":[{"name":"The Pennsylvania State University, University Park, USA"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"ORCID":"https:\/\/orcid.org\/0000-0001-6266-6068","authenticated-orcid":false,"given":"Vijaykrishnan","family":"Narayanan","sequence":"additional","affiliation":[{"name":"The Pennsylvania State University, University Park, USA"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"ORCID":"https:\/\/orcid.org\/0000-0002-3628-3431","authenticated-orcid":false,"given":"Kai","family":"Ni","sequence":"additional","affiliation":[{"name":"University of Notre Dame, Notre Dame, USA"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"ORCID":"https:\/\/orcid.org\/0000-0003-2421-353X","authenticated-orcid":false,"given":"Huazhong","family":"Yang","sequence":"additional","affiliation":[{"name":"Tsinghua University, Beijing, China"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"ORCID":"https:\/\/orcid.org\/0000-0002-4672-8676","authenticated-orcid":false,"given":"Thomas","family":"K\u00e4mpfe","sequence":"additional","affiliation":[{"name":"Fraunhofer IPMS, Dresden, Germany"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"ORCID":"https:\/\/orcid.org\/0000-0002-8051-3345","authenticated-orcid":false,"given":"Xueqing","family":"Li","sequence":"additional","affiliation":[{"name":"Tsinghua University, Beijing, China"}],"role":[{"vocabulary":"crossref","role":"author"}]}],"member":"320","published-online":{"date-parts":[[2025,4,9]]},"reference":[{"key":"e_1_3_2_1_1_1","doi-asserted-by":"publisher","DOI":"10.1109\/ICCAD.2017.8203756"},{"key":"e_1_3_2_1_2_1","first-page":"230","volume-title":"IEEE International Solid-State Circuits Conference (ISSCC)","author":"Weiwei","year":"2020","unstructured":"Weiwei Shan et al. 14.1 A 510nW 0.41V Low-Memory Low-Computation Keyword-Spotting Chip Using Serial FFT-Based MFCC and Binarized Depthwise Separable Convolutional Neural Network in 28nm CMOS. In IEEE International Solid-State Circuits Conference (ISSCC), pages 230--232, 2020."},{"key":"e_1_3_2_1_3_1","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2021.3120191"},{"key":"e_1_3_2_1_4_1","doi-asserted-by":"publisher","DOI":"10.1109\/MM.2024.3373763"},{"key":"e_1_3_2_1_5_1","doi-asserted-by":"publisher","DOI":"10.1109\/JPROC.2018.2790840"},{"key":"e_1_3_2_1_6_1","doi-asserted-by":"publisher","DOI":"10.1038\/s41565-020-0655-z"},{"key":"e_1_3_2_1_7_1","first-page":"188","volume-title":"2022 IEEE International Solid-State Circuits Conference (ISSCC)","volume":"65","author":"Bonan","year":"2022","unstructured":"Bonan Yan et al. A 1.041-Mb\/mm2 27.38-TOPS\/W Signed-INT8 Dynamic-Logic-Based ADC-less SRAM Compute-in-Memory Macro in 28nm with Reconfigurable Bitwise Operation for AI and Embedded Applications. In 2022 IEEE International Solid-State Circuits Conference (ISSCC), volume 65, pages 188--190, 2022."},{"key":"e_1_3_2_1_8_1","first-page":"126","volume-title":"2023 IEEE International Solid-State Circuits Conference (ISSCC)","author":"Ping-Chun","year":"2023","unstructured":"Ping-Chun Wu et al. A 22nm 832Kb Hybrid-Domain Floating-Point SRAM In-Memory-Compute Macro with 16.2-70.2TFLOPS\/W for High-Accuracy AI-Edge Devices. In 2023 IEEE International Solid-State Circuits Conference (ISSCC), pages 126--128, 2023."},{"key":"e_1_3_2_1_9_1","first-page":"572","volume-title":"2024 IEEE International Solid-State Circuits Conference (ISSCC)","volume":"67","author":"Hidehiro","year":"2024","unstructured":"Hidehiro Fujiwara et al. 34.4 A 3nm, 32.5TOPS\/W, 55.0TOPS\/mm2 and 3.78Mb\/mm2 Fully-Digital Compute-in-Memory Macro Supporting INT12 \u00d7 INT12 with a Parallel-MAC Architecture and Foundry 6T-SRAM Bit Cell. In 2024 IEEE International Solid-State Circuits Conference (ISSCC), volume 67, pages 572--574, 2024."},{"key":"e_1_3_2_1_10_1","first-page":"576","volume-title":"2024 IEEE International Solid-State Circuits Conference (ISSCC)","volume":"67","author":"Yiyang","year":"2024","unstructured":"Yiyang Yuan et al. 34.6 A 28nm 72.12TFLOPS\/W Hybrid-Domain Outer-Product Based Floating-Point SRAM Computing-in-Memory Macro with Logarithm Bit-Width Residual ADC. In 2024 IEEE International Solid-State Circuits Conference (ISSCC), volume 67, pages 576--578, 2024."},{"key":"e_1_3_2_1_11_1","doi-asserted-by":"publisher","DOI":"10.1109\/ISSCC42613.2021.9365932"},{"key":"e_1_3_2_1_12_1","article-title":"Cramming More Weight Data Onto Compute-in-Memory Macros for High Task-Level Energy Efficiency Using Custom ROM With 3984-kb\/mm2 Density in 65-nm CMOS","author":"Guodong Yin","year":"2023","unstructured":"Guodong Yin et al. Cramming More Weight Data Onto Compute-in-Memory Macros for High Task-Level Energy Efficiency Using Custom ROM With 3984-kb\/mm2 Density in 65-nm CMOS. IEEE Journal of Solid-State Circuits, pages 1--14, 2023.","journal-title":"IEEE Journal of Solid-State Circuits, pages 1--14"},{"key":"e_1_3_2_1_13_1","first-page":"404","volume-title":"Read-Disturb-Tolerant Compute-in-Memory\/Digital RRAM Macro with Active-Feedback-Based Read and In-Situ Write Verification. In 2021 IEEE International Solid-State Circuits Conference (ISSCC)","volume":"64","author":"Yoon Jong-Hyeok","year":"2021","unstructured":"Jong-Hyeok Yoon, Muya Chang, Win-San Khwa, Yu-Der Chih, Meng-Fan Chang, and Arijit Raychowdhury. 29.1 A 40nm 64Kb 56.67TOPS\/W Read-Disturb-Tolerant Compute-in-Memory\/Digital RRAM Macro with Active-Feedback-Based Read and In-Situ Write Verification. In 2021 IEEE International Solid-State Circuits Conference (ISSCC), volume 64, pages 404--406, 2021."},{"key":"e_1_3_2_1_14_1","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2022.3163197"},{"key":"e_1_3_2_1_15_1","first-page":"1","volume-title":"2023 60th ACM\/IEEE Design Automation Conference (DAC)","author":"Mingyen","year":"2023","unstructured":"Mingyen Lee et al. Victor: A Variation-resilient Approach Using Cell-Clustered Charge-domain computing for High-density High-throughput MLC CiM. In 2023 60th ACM\/IEEE Design Automation Conference (DAC), pages 1--6, 2023."},{"key":"e_1_3_2_1_16_1","first-page":"580","volume-title":"2024 IEEE International Solid-State Circuits Conference (ISSCC)","volume":"67","author":"Tai-Hao","year":"2024","unstructured":"Tai-Hao Wen et al. 34.8 A 22nm 16Mb Floating-Point ReRAM Compute-in-Memory Macro with 31.2TFLOPS\/W for AI Edge Devices. In 2024 IEEE International Solid-State Circuits Conference (ISSCC), volume 67, pages 580--582, 2024."},{"key":"e_1_3_2_1_17_1","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2023.3314433"},{"key":"e_1_3_2_1_18_1","first-page":"178","volume-title":"2022 IEEE International Solid-State Circuits Conference (ISSCC)","volume":"65","author":"Yen-Cheng","year":"2022","unstructured":"Yen-Cheng Chiu et al. A 22nm 4Mb STT-MRAM Data-Encrypted Near-Memory Computation Macro with a 192GB\/s Read-and-Decryption Bandwidth and 25.1-55.1TOPS\/W 8b MAC for AI Operations. In 2022 IEEE International Solid-State Circuits Conference (ISSCC), volume 65, pages 178--180, 2022."},{"key":"e_1_3_2_1_19_1","first-page":"500","volume-title":"2023 IEEE International Solid-State Circuits Conference (ISSCC)","author":"Hao","year":"2023","unstructured":"Hao Cai et al. 33.4 A 28nm 2Mb STT-MRAM Computing-in-Memory Macro with a Refined Bit-Cell and 22.4 - 41.5TOPS\/W for AI Inference. In 2023 IEEE International Solid-State Circuits Conference (ISSCC), pages 500--502, 2023."},{"key":"e_1_3_2_1_20_1","first-page":"1","volume-title":"2022 IEEE International Solid-State Circuits Conference (ISSCC)","volume":"65","author":"Win-San","year":"2022","unstructured":"Win-San Khwa et al. A 40-nm, 2M-Cell, 8b-Precision, Hybrid SLC-MLC PCM Computing-in-Memory Macro with 20.5 - 65.0TOPS\/W for Tiny-Al Edge Devices. In 2022 IEEE International Solid-State Circuits Conference (ISSCC), volume 65, pages 1--3, 2022."},{"key":"e_1_3_2_1_21_1","first-page":"29.2.1","volume-title":"Ultra-Low Power Flexible Precision FeFET Based Analog In-Memory Computing. In 2020 IEEE International Electron Devices Meeting (IEDM)","author":"T. Soliman","year":"2020","unstructured":"T. Soliman et al. Ultra-Low Power Flexible Precision FeFET Based Analog In-Memory Computing. In 2020 IEEE International Electron Devices Meeting (IEDM), pages 29.2.1--29.2.4, 2020."},{"key":"e_1_3_2_1_22_1","doi-asserted-by":"publisher","DOI":"10.23919\/VLSICircuits52068.2021.9492479"},{"issue":"6","key":"e_1_3_2_1_23_1","volume":"21","author":"Taha Soliman","year":"2022","unstructured":"Taha Soliman et al. FELIX: A Ferroelectric FET Based Low Power Mixed-Signal In-Memory Architecture for DNN Acceleration. ACM Trans. Embed. Comput. Syst., 21(6), 2022.","journal-title":"ACM Trans. Embed. Comput. Syst."},{"key":"e_1_3_2_1_24_1","doi-asserted-by":"publisher","DOI":"10.1038\/s41467-023-42110-y"},{"key":"e_1_3_2_1_25_1","doi-asserted-by":"publisher","DOI":"10.1038\/s41928-018-0117-x"},{"key":"e_1_3_2_1_26_1","doi-asserted-by":"crossref","unstructured":"Furqan Zahoor Tun Zainal Azni Zulkifli and Farooq Ahmad Khanday. Resistive random access memory (RRAM): an overview of materials switching mechanism performance multilevel cell (MLC) storage modeling and applications. Nanoscale research letters 15:1--26 2020.","DOI":"10.1186\/s11671-020-03299-9"},{"key":"e_1_3_2_1_27_1","doi-asserted-by":"publisher","DOI":"10.1109\/TED.2014.2377721"},{"key":"e_1_3_2_1_28_1","doi-asserted-by":"publisher","DOI":"10.1109\/IEDM.2015.7409777"},{"key":"e_1_3_2_1_29_1","doi-asserted-by":"publisher","DOI":"10.1145\/3489517.3530459"},{"key":"e_1_3_2_1_30_1","doi-asserted-by":"publisher","DOI":"10.1109\/ASP-DAC47756.2020.9045106"},{"key":"e_1_3_2_1_31_1","doi-asserted-by":"publisher","DOI":"10.1088\/1361-6528\/ac189f"},{"key":"e_1_3_2_1_32_1","volume-title":"Ferroelectric field effect transistors: Progress and perspective. APL Materials, 9(2)","author":"Kim Jae Young","year":"2021","unstructured":"Jae Young Kim, Min-Ju Choi, and Ho Won Jang. Ferroelectric field effect transistors: Progress and perspective. APL Materials, 9(2), 2021."},{"key":"e_1_3_2_1_33_1","doi-asserted-by":"publisher","DOI":"10.1109\/TED.2021.3068716"},{"key":"e_1_3_2_1_34_1","first-page":"1","volume-title":"Automation & Test in Europe Conference & Exhibition (DATE)","author":"Li Taixin","year":"2024","unstructured":"Taixin Li, Hongtao Zhong, Juejian Wu, Thomas K\u00e4mpfe, Kai Ni, Vijaykrishnan Narayanan, Huazhong Yang, and Xueqing Li. Cafehd: A charge-domain fefet-based compute-in-memory hyperdimensional encoder with hypervector merging. In 2024 Design, Automation & Test in Europe Conference & Exhibition (DATE), pages 1--6, 2024."},{"key":"e_1_3_2_1_35_1","doi-asserted-by":"publisher","DOI":"10.1109\/LED.2023.3256583"},{"key":"e_1_3_2_1_36_1","first-page":"11","volume-title":"IEDM","author":"Martin","year":"2016","unstructured":"Martin Trentzsch et al. A 28nm HKMG super low power embedded NVM technology based on ferroelectric FETs. In IEDM, pages 11--5, 2016."},{"key":"e_1_3_2_1_37_1","volume-title":"IEDM","author":"Stefan","year":"2017","unstructured":"Stefan D\u00fcnkel et al. A FeFET based super-low-power ultra-fast embedded NVM technology for 22nm FDSOI and beyond. In IEDM, 2017."},{"key":"e_1_3_2_1_38_1","first-page":"1","volume-title":"2023 IEEE Symposium on VLSI Technology and Circuits (VLSI Technology and Circuits)","author":"Yu-Rui","year":"2023","unstructured":"Yu-Rui Chen et al. First Stacked Nanosheet FeFET Featuring Memory Window of 1.8V at Record Low Write Voltage of 2V and Endurance >1E11 Cycles. In 2023 IEEE Symposium on VLSI Technology and Circuits (VLSI Technology and Circuits), pages 1--2, 2023."},{"key":"e_1_3_2_1_39_1","doi-asserted-by":"publisher","DOI":"10.23919\/VLSITechnologyandCir57934.2023.10185382"},{"key":"e_1_3_2_1_40_1","volume-title":"ProtFe: Low-Cost Secure Power Side-Channel Protection for General and Custom FeFET-Based Memories. ACM Transactions on Design Automation of Electronic Systems","author":"Taixin","year":"2023","unstructured":"Taixin Li et al. ProtFe: Low-Cost Secure Power Side-Channel Protection for General and Custom FeFET-Based Memories. ACM Transactions on Design Automation of Electronic Systems, 2023."},{"key":"e_1_3_2_1_41_1","first-page":"1","volume-title":"Hussam Amrouch. Impact of Extrinsic Variation Sources on the Device-to-Device Variation in Ferroelectric FET. In 2020 IEEE International Reliability Physics Symposium (IRPS)","author":"Ni Kai","year":"2020","unstructured":"Kai Ni, Aniket Gupta, Om Prakash, Simon Thomann, X. Sharon Hu, and Hussam Amrouch. Impact of Extrinsic Variation Sources on the Device-to-Device Variation in Ferroelectric FET. In 2020 IEEE International Reliability Physics Symposium (IRPS), pages 1--5, 2020."},{"key":"e_1_3_2_1_42_1","first-page":"1","volume-title":"Hussam Amrouch. Temperature Dependence and Temperature-Aware Sensing in Ferroelectric FET. In 2020 IEEE International Reliability Physics Symposium (IRPS)","author":"Gupta Aniket","year":"2020","unstructured":"Aniket Gupta, Kai Ni, Om Prakash, X. Sharon Hu, and Hussam Amrouch. Temperature Dependence and Temperature-Aware Sensing in Ferroelectric FET. In 2020 IEEE International Reliability Physics Symposium (IRPS), pages 1--5, 2020."},{"key":"e_1_3_2_1_43_1","doi-asserted-by":"publisher","DOI":"10.1038\/s41598-020-80121-7"},{"key":"e_1_3_2_1_44_1","doi-asserted-by":"publisher","DOI":"10.1109\/TCSI.2022.3186024"},{"key":"e_1_3_2_1_45_1","doi-asserted-by":"publisher","DOI":"10.1109\/IEDM19573.2019.8993491"}],"event":{"name":"ICCAD '24: 43rd IEEE\/ACM International Conference on Computer-Aided Design","location":"Newark Liberty International Airport Marriott New York NY USA","acronym":"ICCAD '24","sponsor":["SIGDA ACM Special Interest Group on Design Automation","IEEE CAS","IEEE CEDA","IEEE EDS"]},"container-title":["Proceedings of the 43rd IEEE\/ACM International Conference on Computer-Aided Design"],"original-title":[],"link":[{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/3676536.3676715","content-type":"unspecified","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/dl.acm.org\/doi\/pdf\/10.1145\/3676536.3676715","content-type":"application\/pdf","content-version":"vor","intended-application":"syndication"},{"URL":"https:\/\/dl.acm.org\/doi\/pdf\/10.1145\/3676536.3676715","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,6,18]],"date-time":"2025-06-18T23:43:57Z","timestamp":1750290237000},"score":1,"resource":{"primary":{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/3676536.3676715"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2024,10,27]]},"references-count":45,"alternative-id":["10.1145\/3676536.3676715","10.1145\/3676536"],"URL":"https:\/\/doi.org\/10.1145\/3676536.3676715","relation":{},"subject":[],"published":{"date-parts":[[2024,10,27]]},"assertion":[{"value":"2025-04-09","order":3,"name":"published","label":"Published","group":{"name":"publication_history","label":"Publication History"}}]}}