{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,2,21]],"date-time":"2026-02-21T20:34:01Z","timestamp":1771706041556,"version":"3.50.1"},"publisher-location":"New York, NY, USA","reference-count":55,"publisher":"ACM","license":[{"start":{"date-parts":[[2024,10,27]],"date-time":"2024-10-27T00:00:00Z","timestamp":1729987200000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/www.acm.org\/publications\/policies\/copyright_policy#Background"}],"content-domain":{"domain":["dl.acm.org"],"crossmark-restriction":true},"short-container-title":[],"published-print":{"date-parts":[[2024,10,27]]},"DOI":"10.1145\/3676536.3676745","type":"proceedings-article","created":{"date-parts":[[2025,4,9]],"date-time":"2025-04-09T13:21:20Z","timestamp":1744204880000},"page":"1-9","update-policy":"https:\/\/doi.org\/10.1145\/crossmark-policy","source":"Crossref","is-referenced-by-count":3,"title":["MORPH: More Robust ASIC Placement for Hybrid Region Constraint Management"],"prefix":"10.1145","author":[{"ORCID":"https:\/\/orcid.org\/0000-0002-3787-1534","authenticated-orcid":false,"given":"Jing","family":"Mai","sequence":"first","affiliation":[{"name":"Peking University, Beijing, China"}]},{"ORCID":"https:\/\/orcid.org\/0000-0002-8496-6114","authenticated-orcid":false,"given":"Zuodong","family":"Zhang","sequence":"additional","affiliation":[{"name":"Peking University, Beijing, China"}]},{"ORCID":"https:\/\/orcid.org\/0000-0002-0977-2774","authenticated-orcid":false,"given":"Yibo","family":"Lin","sequence":"additional","affiliation":[{"name":"Peking University, Beijing, China"}]},{"ORCID":"https:\/\/orcid.org\/0000-0002-7514-0767","authenticated-orcid":false,"given":"Runsheng","family":"Wang","sequence":"additional","affiliation":[{"name":"School of Integrated Circuits, Peking University, Beijing, China"},{"name":"Institute of Electronic Design Automation, Peking University, Wuxi, JiangSu, China"}]},{"ORCID":"https:\/\/orcid.org\/0000-0002-8146-4821","authenticated-orcid":false,"given":"Ru","family":"Huang","sequence":"additional","affiliation":[{"name":"Peking University, Beijing, China"}]}],"member":"320","published-online":{"date-parts":[[2025,4,9]]},"reference":[{"key":"e_1_3_2_1_1_1","unstructured":"[n. d.]. Cadence Innovus Implementation System. http:\/\/www.cadence.com."},{"key":"e_1_3_2_1_2_1","unstructured":"[n. d.]. LEF\/DEF Language Reference. http:\/\/www.ispd.cc\/contests\/14\/web\/doc\/lefdefref.pdf."},{"key":"e_1_3_2_1_3_1","doi-asserted-by":"publisher","DOI":"10.1145\/3233244"},{"key":"e_1_3_2_1_4_1","doi-asserted-by":"publisher","DOI":"10.1109\/MLCAD58807.2023.10299868"},{"key":"e_1_3_2_1_5_1","volume-title":"ISPD 2015 benchmarks with fence regions and routing blockages for detailed-routing-driven placement. In Proc. ISPD. 157--164","author":"Bustany Ismail S.","year":"2015","unstructured":"Ismail S. Bustany, David Chinnery, Joseph R. Shinnerl, and Vladimir Yutsis. 2015. ISPD 2015 benchmarks with fence regions and routing blockages for detailed-routing-driven placement. In Proc. ISPD. 157--164."},{"key":"e_1_3_2_1_6_1","first-page":"2022","article-title":"RippleFPGA: Routability-driven simultaneous packing and placement for modern FPGAs","volume":"37","author":"Chen Gengjie","year":"2018","unstructured":"Gengjie Chen, Chak-Wa Pui, Wing-Kai Chow, Ka-Chun Lam, Jian Kuang, Evangeline FY Young, and Bei Yu. 2018. RippleFPGA: Routability-driven simultaneous packing and placement for modern FPGAs. IEEE TCAD 37, 10 (2018), 2022--2035.","journal-title":"IEEE TCAD"},{"key":"e_1_3_2_1_7_1","first-page":"5042","article-title":"Clock-aware placement for large-scale heterogeneous FPGAs","volume":"39","author":"Chen Jianli","year":"2020","unstructured":"Jianli Chen, Zhifeng Lin, Yun-Chih Kuo, Chau-Chin Huang, Yao-Wen Chang, Shih-Chun Chen, Chun-Han Chiang, and Sy-Yen Kuo. 2020. Clock-aware placement for large-scale heterogeneous FPGAs. IEEE TCAD 39, 12 (2020), 5042--5055.","journal-title":"IEEE TCAD"},{"key":"e_1_3_2_1_8_1","first-page":"1103","article-title":"Mixed-cell-height placement with drain-to-drain abutment and region constraints","volume":"41","author":"Chen Jianli","year":"2021","unstructured":"Jianli Chen, Ziran Zhu, Longkun Guo, Yu-Wei Tseng, and Yao-Wen Chang. 2021. Mixed-cell-height placement with drain-to-drain abutment and region constraints. IEEE TCAD 41, 4 (2021), 1103--1115.","journal-title":"IEEE TCAD"},{"key":"e_1_3_2_1_9_1","first-page":"1","article-title":"Routing-architecture-aware analytical placement for heterogeneous FPGAs","volume":"27","author":"Chen Sheng-Yen","year":"2015","unstructured":"Sheng-Yen Chen and Yao-Wen Chang. 2015. Routing-architecture-aware analytical placement for heterogeneous FPGAs. In Proc. DAC. 27:1--27:6.","journal-title":"Proc. DAC."},{"key":"e_1_3_2_1_10_1","doi-asserted-by":"publisher","DOI":"10.1145\/1055137.1055188"},{"key":"e_1_3_2_1_11_1","doi-asserted-by":"publisher","DOI":"10.1109\/ICCAD.2014.7001421"},{"key":"e_1_3_2_1_12_1","first-page":"1717","article-title":"RePlAce:Advancing Solution Quality and Routability Validation in Global Placement","volume":"38","author":"Cheng C.","year":"2019","unstructured":"C. Cheng, A. B. Kahng, I. Kang, and L. Wang. 2019. RePlAce:Advancing Solution Quality and Routability Validation in Global Placement. IEEE TCAD 38, 9 (2019), 1717--1730.","journal-title":"IEEE TCAD"},{"key":"e_1_3_2_1_13_1","doi-asserted-by":"publisher","DOI":"10.1109\/SLIP.2017.7974905"},{"key":"e_1_3_2_1_14_1","first-page":"459","article-title":"NCTU-GR: efficient simulated evolution-based rerouting and congestion-relaxed layer assignment on 3-D global routing","volume":"20","author":"Dai Ke-Ren","year":"2012","unstructured":"Ke-Ren Dai, Wen-Hao Liu, and Yih-Lang Li. 2012. NCTU-GR: efficient simulated evolution-based rerouting and congestion-relaxed layer assignment on 3-D global routing. IEEE TVLSI 20, 3 (2012), 459--472.","journal-title":"IEEE TVLSI"},{"key":"e_1_3_2_1_15_1","doi-asserted-by":"publisher","DOI":"10.1137\/S1052623401383455"},{"key":"e_1_3_2_1_16_1","doi-asserted-by":"publisher","DOI":"10.1145\/2899381"},{"key":"e_1_3_2_1_17_1","doi-asserted-by":"publisher","DOI":"10.1145\/2554688.2554763"},{"key":"e_1_3_2_1_18_1","volume-title":"Anderson","author":"Gort Marcel","year":"2012","unstructured":"Marcel Gort and Jason H. Anderson. 2012. Analytical placement for heterogeneous FPGAs. In Proc. FPL. 143--150."},{"key":"e_1_3_2_1_19_1","volume-title":"Pan","author":"Gu Jiaqi","year":"2020","unstructured":"Jiaqi Gu, Zixuan Jiang, Yibo Lin, and David Z. Pan. 2020. DREAMPlace 3.0: Multi-Electrostatics Based Robust VLSI Placement with Region Constraints. In Proc. ICCAD."},{"key":"e_1_3_2_1_20_1","first-page":"1914","article-title":"NTUplace4h: A novel routability-driven placement algorithm for hierarchical mixed-size circuit designs","volume":"33","author":"Hsu Meng-Kai","year":"2014","unstructured":"Meng-Kai Hsu, Yi-Fang Chen, Chau-Chin Huang, Sheng Chou, Tzu-Hen Lin, Tung-Chieh Chen, and Yao-Wen Chang. 2014. NTUplace4h: A novel routability-driven placement algorithm for hierarchical mixed-size circuit designs. IEEE TCAD 33, 12 (2014), 1914--1927.","journal-title":"IEEE TCAD"},{"key":"e_1_3_2_1_21_1","first-page":"669","article-title":"NTUplace4dr: A detailed-routing-driven placer for mixed-size circuit designs with technology and region constraints","volume":"37","author":"Huang Chau-Chin","year":"2017","unstructured":"Chau-Chin Huang, Hsin-Ying Lee, Bo-Qiao Lin, Sheng-Wei Yang, Chin-Hao Chang, Szu-To Chen, Yao-Wen Chang, Tung-Chieh Chen, and Ismail Bustany. 2017. NTUplace4dr: A detailed-routing-driven placer for mixed-size circuit designs with technology and region constraints. IEEE TCAD 37, 3 (2017), 669--681.","journal-title":"IEEE TCAD"},{"key":"e_1_3_2_1_22_1","first-page":"734","article-title":"Implementation and extensibility of an analytic placer","volume":"24","author":"Kahng Andrew B","year":"2005","unstructured":"Andrew B Kahng and Qinke Wang. 2005. Implementation and extensibility of an analytic placer. IEEE TCAD 24, 5 (2005), 734--747.","journal-title":"IEEE TCAD"},{"key":"e_1_3_2_1_23_1","doi-asserted-by":"publisher","DOI":"10.1145\/3289602.3293897"},{"key":"e_1_3_2_1_24_1","first-page":"1","article-title":"UTPlaceF: A Routability-driven FPGA Placer with Physical and Congestion aware Packing","volume":"66","author":"Li Wuxi","year":"2016","unstructured":"Wuxi Li, Shounak Dhar, and David Z. Pan. 2016. UTPlaceF: A Routability-driven FPGA Placer with Physical and Congestion aware Packing. In Proc. ICCAD. 66:1--66:7.","journal-title":"Proc. ICCAD."},{"key":"e_1_3_2_1_25_1","volume-title":"Proc. ICCAD. IEEE, 922--928","author":"Li Wuxi","year":"2017","unstructured":"Wuxi Li, Meng Li, Jiajun Wang, and David Z Pan. 2017. UTPlaceF 3.0: A parallelization framework for modern FPGA global placement. In Proc. ICCAD. IEEE, 922--928."},{"key":"e_1_3_2_1_26_1","first-page":"1","article-title":"UTPlaceF 2.0: A high-performance clock-aware FPGA placement engine","volume":"23","author":"Li Wuxi","year":"2018","unstructured":"Wuxi Li, Yibo Lin, Meng Li, Shounak Dhar, and David Z Pan. 2018. UTPlaceF 2.0: A high-performance clock-aware FPGA placement engine. ACM TODAES 23, 4 (2018), 1--23.","journal-title":"ACM TODAES"},{"key":"e_1_3_2_1_27_1","first-page":"2113","article-title":"A new paradigm for FPGA placement without explicit packing","volume":"38","author":"Li Wuxi","year":"2018","unstructured":"Wuxi Li and David Z Pan. 2018. A new paradigm for FPGA placement without explicit packing. IEEE TCAD 38, 11 (2018), 2113--2126.","journal-title":"IEEE TCAD"},{"key":"e_1_3_2_1_28_1","doi-asserted-by":"publisher","DOI":"10.1109\/ICCAD51958.2021.9643574"},{"key":"e_1_3_2_1_29_1","first-page":"1","article-title":"An efficient and effective analytical placer for FPGAs","volume":"10","author":"Lin Tzu-Hen","year":"2013","unstructured":"Tzu-Hen Lin, Pritha Banerjee, and Yao-Wen Chang. 2013. An efficient and effective analytical placer for FPGAs. In Proc. DAC. 10:1--10:6.","journal-title":"Proc. DAC."},{"key":"e_1_3_2_1_30_1","volume-title":"Pan","author":"Lin Yibo","year":"2019","unstructured":"Yibo Lin, Shounak Dhar, Wuxi Li, Haoxing Ren, Brucek Khailany, and David Z. Pan. 2019. DREAMPlace: Deep Learning Toolkit-Enabled GPU Acceleration for Modern VLSI Placement. In Proc. DAC."},{"key":"e_1_3_2_1_31_1","volume-title":"On the limited memory BFGS method for large scale optimization. Mathematical programming 45, 1","author":"Liu Dong C","year":"1989","unstructured":"Dong C Liu and Jorge Nocedal. 1989. On the limited memory BFGS method for large scale optimization. Mathematical programming 45, 1 (1989), 503--528."},{"key":"e_1_3_2_1_32_1","doi-asserted-by":"publisher","DOI":"10.1145\/2699873"},{"key":"e_1_3_2_1_33_1","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2015.2391263"},{"key":"e_1_3_2_1_34_1","doi-asserted-by":"publisher","DOI":"10.1145\/2872334.2872361"},{"key":"e_1_3_2_1_35_1","doi-asserted-by":"publisher","DOI":"10.1145\/3489517.3530568"},{"key":"e_1_3_2_1_36_1","volume-title":"Clock Feasibility, and Timing Optimization","author":"Mai Jing","year":"2023","unstructured":"Jing Mai, Jiarui Wang, Zhixiong Di, and Yibo Lin. 2023. Multi-Electrostatic FPGA Placement Considering SLICEL-SLICEM Heterogeneity, Clock Feasibility, and Timing Optimization. IEEE TCAD (2023)."},{"key":"e_1_3_2_1_37_1","doi-asserted-by":"publisher","DOI":"10.1109\/ASICON58565.2023.10396248"},{"key":"e_1_3_2_1_38_1","doi-asserted-by":"publisher","DOI":"10.1145\/3316781.3317743"},{"key":"e_1_3_2_1_39_1","first-page":"155","article-title":"elfPlace: Electrostatics-based placement for large-scale heterogeneous fpgas","volume":"41","author":"Meng Yibai","year":"2021","unstructured":"Yibai Meng, Wuxi Li, Yibo Lin, and David Z Pan. 2021. elfPlace: Electrostatics-based placement for large-scale heterogeneous fpgas. IEEE TCAD 41, 1 (2021), 155--168.","journal-title":"IEEE TCAD"},{"key":"e_1_3_2_1_40_1","first-page":"543","article-title":"A method of solving a convex programming problem with convergence rate O (1\/k** 2)","volume":"269","author":"Nesterov Yurii","year":"1983","unstructured":"Yurii Nesterov. 1983. A method of solving a convex programming problem with convergence rate O (1\/k** 2). Doklady Akademii Nauk SSSR 269, 3 (1983), 543.","journal-title":"Doklady Akademii Nauk SSSR"},{"key":"e_1_3_2_1_41_1","volume-title":"Introductory lectures on convex optimization: A basic course","author":"Nesterov Yurii","unstructured":"Yurii Nesterov. 2013. Introductory lectures on convex optimization: A basic course. Vol. 87. Springer Science & Business Media."},{"key":"e_1_3_2_1_42_1","volume-title":"Numerical optimization","author":"Nocedal Jorge","unstructured":"Jorge Nocedal and Stephen J Wright. 1999. Numerical optimization. Springer."},{"key":"e_1_3_2_1_43_1","volume-title":"Proc. ICCAD. 48--55","author":"Pan Min","year":"2005","unstructured":"Min Pan, Natarajan Viswanathan, and Chris Chu. 2005. An efficient and effective detailed placement algorithm. In Proc. ICCAD. 48--55."},{"key":"e_1_3_2_1_44_1","first-page":"1","article-title":"GPlace: A congestion-aware placement tool for UltraScale FPGAs","volume":"68","author":"Pattison Ryan","year":"2016","unstructured":"Ryan Pattison, Ziad Abuowaimer, Shawki Areibi, Gary Gr\u00e9wal, and Anthony Vannelli. 2016. GPlace: A congestion-aware placement tool for UltraScale FPGAs. In Proc. ICCAD. 68:1--68:7.","journal-title":"Proc. ICCAD."},{"key":"e_1_3_2_1_45_1","first-page":"1","article-title":"RippleFPGA: A Routability-driven Placement for Large-scale Heterogeneous FPGAs","volume":"67","author":"Pui Chak-Wa","year":"2016","unstructured":"Chak-Wa Pui, Gengjie Chen, Wing-Kai Chow, Ka-Chun Lam, Jian Kuang, Peishan Tu, Hang Zhang, Evangeline F. Y. Young, and Bei Yu. 2016. RippleFPGA: A Routability-driven Placement for Large-scale Heterogeneous FPGAs. In Proc. ICCAD. 67:1--67:8.","journal-title":"Proc. ICCAD."},{"key":"e_1_3_2_1_46_1","doi-asserted-by":"publisher","DOI":"10.1109\/ICCAD.2017.8203880"},{"key":"e_1_3_2_1_47_1","doi-asserted-by":"publisher","DOI":"10.1109\/ASP-DAC52403.2022.9712562"},{"key":"e_1_3_2_1_48_1","doi-asserted-by":"publisher","DOI":"10.1145\/3569052.3571881"},{"key":"e_1_3_2_1_49_1","volume-title":"Johannes","author":"Spindler Peter","year":"2008","unstructured":"Peter Spindler, Ulf Schlichtmann, and Frank M. Johannes. 2008. Abacus: fast legalization of standard cell circuits with minimal movement. In Proc. ISPD. 47--53."},{"key":"e_1_3_2_1_50_1","volume-title":"Optimization theory and methods: nonlinear programming","author":"Sun Wenyu","unstructured":"Wenyu Sun and Ya-Xiang Yuan. 2006. Optimization theory and methods: nonlinear programming. Vol. 1. Springer Science & Business Media."},{"key":"e_1_3_2_1_51_1","doi-asserted-by":"publisher","DOI":"10.1145\/2872334.2886419"},{"key":"e_1_3_2_1_52_1","doi-asserted-by":"publisher","DOI":"10.1145\/3036669.3038241"},{"key":"e_1_3_2_1_53_1","volume-title":"Proc. DAC. 1--6.","author":"Zhu Ziran","year":"2018","unstructured":"Ziran Zhu, Jianli Chen, Zheng Peng, Wenxing Zhu, and Yao-Wen Chang. 2018. Generalized augmented lagrangian and its applications to VLSI global placement. In Proc. DAC. 1--6."},{"key":"e_1_3_2_1_54_1","first-page":"5128","article-title":"Mixed-cell-height legalization considering technology and region constraints","volume":"39","author":"Zhu Ziran","year":"2020","unstructured":"Ziran Zhu, Jianli Chen, Wenxing Zhu, and Yao-Wen Chang. 2020. Mixed-cell-height legalization considering technology and region constraints. IEEE TCAD 39, 12 (2020), 5128--5141.","journal-title":"IEEE TCAD"},{"key":"e_1_3_2_1_55_1","doi-asserted-by":"publisher","DOI":"10.1145\/3489517.3530567"}],"event":{"name":"ICCAD '24: 43rd IEEE\/ACM International Conference on Computer-Aided Design","location":"Newark Liberty International Airport Marriott New York NY USA","acronym":"ICCAD '24","sponsor":["SIGDA ACM Special Interest Group on Design Automation","IEEE CAS","IEEE CEDA","IEEE EDS"]},"container-title":["Proceedings of the 43rd IEEE\/ACM International Conference on Computer-Aided Design"],"original-title":[],"link":[{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/3676536.3676745","content-type":"unspecified","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/dl.acm.org\/doi\/pdf\/10.1145\/3676536.3676745","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,6,18]],"date-time":"2025-06-18T23:43:58Z","timestamp":1750290238000},"score":1,"resource":{"primary":{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/3676536.3676745"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2024,10,27]]},"references-count":55,"alternative-id":["10.1145\/3676536.3676745","10.1145\/3676536"],"URL":"https:\/\/doi.org\/10.1145\/3676536.3676745","relation":{},"subject":[],"published":{"date-parts":[[2024,10,27]]},"assertion":[{"value":"2025-04-09","order":3,"name":"published","label":"Published","group":{"name":"publication_history","label":"Publication History"}}]}}