{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,12,18]],"date-time":"2025-12-18T14:29:09Z","timestamp":1766068149522,"version":"3.41.0"},"publisher-location":"New York, NY, USA","reference-count":33,"publisher":"ACM","license":[{"start":{"date-parts":[[2024,10,27]],"date-time":"2024-10-27T00:00:00Z","timestamp":1729987200000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/www.acm.org\/publications\/policies\/copyright_policy#Background"}],"funder":[{"DOI":"10.13039\/100000001","name":"NSF (National Science Foundation)","doi-asserted-by":"publisher","award":["DGE-1656518"],"award-info":[{"award-number":["DGE-1656518"]}],"id":[{"id":"10.13039\/100000001","id-type":"DOI","asserted-by":"publisher"}]}],"content-domain":{"domain":["dl.acm.org"],"crossmark-restriction":true},"short-container-title":[],"published-print":{"date-parts":[[2024,10,27]]},"DOI":"10.1145\/3676536.3676760","type":"proceedings-article","created":{"date-parts":[[2025,4,9]],"date-time":"2025-04-09T12:53:56Z","timestamp":1744203236000},"page":"1-9","update-policy":"https:\/\/doi.org\/10.1145\/crossmark-policy","source":"Crossref","is-referenced-by-count":2,"title":["Efficient Ultra-Dense 3D IC Power Delivery and Cooling Using 3D Thermal Scaffolding"],"prefix":"10.1145","author":[{"ORCID":"https:\/\/orcid.org\/0000-0002-7515-1466","authenticated-orcid":false,"given":"Dennis","family":"Rich","sequence":"first","affiliation":[{"name":"Stanford University, Stanford, CA, United States"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"ORCID":"https:\/\/orcid.org\/0000-0002-1238-7324","authenticated-orcid":false,"given":"Tathagata","family":"Srimani","sequence":"additional","affiliation":[{"name":"Carnegie Mellon University, Pittsburgh, PA, USA"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"ORCID":"https:\/\/orcid.org\/0000-0002-5760-0408","authenticated-orcid":false,"given":"Mohamadali","family":"Malakoutian","sequence":"additional","affiliation":[{"name":"Stanford University, Stanford, CA, USA"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"ORCID":"https:\/\/orcid.org\/0000-0001-8367-0461","authenticated-orcid":false,"given":"Srabanti","family":"Chowdhury","sequence":"additional","affiliation":[{"name":"Stanford University, Stanford, CA, USA"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"ORCID":"https:\/\/orcid.org\/0000-0003-1723-1705","authenticated-orcid":false,"given":"Subhasish","family":"Mitra","sequence":"additional","affiliation":[{"name":"Stanford University, Stanford, CA, USA"}],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"320","published-online":{"date-parts":[[2025,4,9]]},"reference":[{"key":"e_1_3_2_1_1_1","doi-asserted-by":"publisher","DOI":"10.1109\/JPROC.2018.2882603"},{"volume-title":"Illusion Scaleup, Co-Design,\" IEDM 2021","author":"Radway R. M.","key":"e_1_3_2_1_2_1","unstructured":"R. M. Radway et al., \"The Future of Hardware Technologies for Computing: N3XT 3D MOSAIC, Illusion Scaleup, Co-Design,\" IEDM 2021"},{"key":"e_1_3_2_1_3_1","volume-title":"Foundry Monolithic 3D BEOL Transistor + Memory Stack: Iso-performance and Iso-footprint BEOL Carbon Nanotube FET+RRAM vs. FEOL Silicon FET+RRAM,\" VLSI","author":"Srimani T.","year":"2023","unstructured":"T. Srimani et al., \"Foundry Monolithic 3D BEOL Transistor + Memory Stack: Iso-performance and Iso-footprint BEOL Carbon Nanotube FET+RRAM vs. FEOL Silicon FET+RRAM,\" VLSI 2023."},{"key":"e_1_3_2_1_4_1","volume-title":"Dynamic thermal management in 3D multicore architectures.\" DATE","author":"Coskun A. K.","year":"2009","unstructured":"A. K. Coskun, J. L. Ayala, D. Atienza, T. S. Rosing, and Y. Leblebici, \"Dynamic thermal management in 3D multicore architectures.\" DATE 2009."},{"key":"e_1_3_2_1_5_1","volume-title":"Cooling three-dimensional integrated circuits using power delivery networks,\" IEDM","author":"Wei H.","year":"2012","unstructured":"H. Wei, T. F. Wu, D. Sekar, B. Cronquist, R. F. Pease, and S. Mitra, \"Cooling three-dimensional integrated circuits using power delivery networks,\" IEDM 2012."},{"key":"e_1_3_2_1_6_1","volume-title":"Design Criteria of High-Temperature Integrated Circuits Using Standard SOI CMOS Process up to 300\u00b0C,\" IEEE Access","author":"Sbrana C.","year":"2024","unstructured":"C. Sbrana et al., \"Design Criteria of High-Temperature Integrated Circuits Using Standard SOI CMOS Process up to 300\u00b0C,\" IEEE Access 2024."},{"key":"e_1_3_2_1_7_1","first-page":"1511","article-title":"High heat flux two-phase cooling of electronics with integrated diamond\/porous copper heat sinks and microfluidic coolant supply","author":"Palko J. W.","year":"2016","unstructured":"J. W. Palko et al., \"High heat flux two-phase cooling of electronics with integrated diamond\/porous copper heat sinks and microfluidic coolant supply,\" ITherm 2016, pp. 1511--1517.","journal-title":"ITherm"},{"key":"e_1_3_2_1_8_1","volume-title":"DAC","author":"Rich D.","year":"2023","unstructured":"D. Rich et al., \"Thermal Scaffolding for Ultra-Dense 3D Integrated Circuits,\" DAC 2023."},{"key":"e_1_3_2_1_9_1","volume-title":"Cooling future system-on-chips with diamond inter-tiers.\" Cell Reports Physical Science 4.12","author":"Malakoutian M.","year":"2023","unstructured":"M. Malakoutian et al., \"Cooling future system-on-chips with diamond inter-tiers.\" Cell Reports Physical Science 4.12 (2023)."},{"key":"e_1_3_2_1_10_1","doi-asserted-by":"publisher","DOI":"10.1002\/adfm.202208997"},{"key":"e_1_3_2_1_11_1","doi-asserted-by":"publisher","DOI":"10.1557\/s43580-023-00677-0"},{"key":"e_1_3_2_1_12_1","volume-title":"IEDM","author":"Woo K.","year":"2023","unstructured":"K. Woo et al., \"Interlayer Engineering to Achieve <1 m2K\/GW Thermal Boundary Resistances to Diamond for Effective Device Cooling,\" IEDM 2023."},{"key":"e_1_3_2_1_13_1","first-page":"769","article-title":"Gemmini: Enabling systematic deep-learning architecture evaluation via full-stack integration","author":"Genc H.","year":"2021","unstructured":"H. Genc et al., \"Gemmini: Enabling systematic deep-learning architecture evaluation via full-stack integration,\" DAC 2021, pp. 769--774.","journal-title":"DAC"},{"key":"e_1_3_2_1_14_1","doi-asserted-by":"publisher","DOI":"10.1016\/j.mejo.2016.04.006"},{"key":"e_1_3_2_1_15_1","volume-title":"Thermal-aware cell and through-silicon-via co-placement for 3D ICs,\" DAC","author":"Cong J.","year":"2011","unstructured":"J. Cong et al., \"Thermal-aware cell and through-silicon-via co-placement for 3D ICs,\" DAC 2011."},{"key":"e_1_3_2_1_16_1","volume-title":"Efficient thermal placement of standard cells in 3D ICs using a force directed approach,\" ICCAD","author":"Goplen B.","year":"2003","unstructured":"B. Goplen and S. Sapatnekar, \"Efficient thermal placement of standard cells in 3D ICs using a force directed approach,\" ICCAD 2003."},{"key":"e_1_3_2_1_17_1","volume-title":"3D Floorplanning with Thermal Vias,\" DATE","author":"Wong E.","year":"2006","unstructured":"E. Wong and S. K. Lim, \"3D Floorplanning with Thermal Vias,\" DATE 2006."},{"key":"e_1_3_2_1_18_1","doi-asserted-by":"crossref","unstructured":"G. Schrom et. al. \"Feasibility of monolithic and 3D-stacked DC-DC converters for microprocessors in 90nm technology generation \" ISLPED 2004.","DOI":"10.1145\/1013235.1013302"},{"key":"e_1_3_2_1_19_1","doi-asserted-by":"publisher","DOI":"10.1109\/MDT.2003.1198680"},{"key":"e_1_3_2_1_20_1","volume-title":"Characterization and comparison of high-k metal-insulator-metal (MiM) capacitors in 0.13 \/spl mu\/m Cu BEOL for mixed-mode and RF applications,\" 2003 Symposium on VLSI Technology","author":"Tu Y. L.","year":"2003","unstructured":"Y. L. Tu et al., \"Characterization and comparison of high-k metal-insulator-metal (MiM) capacitors in 0.13 \/spl mu\/m Cu BEOL for mixed-mode and RF applications,\" 2003 Symposium on VLSI Technology. Digest of Technical Papers (IEEE Cat. No.03CH37407), Kyoto, Japan, 2003."},{"key":"e_1_3_2_1_21_1","volume-title":"Compact modeling and SPICE-based simulation for electrothermal analysis of multilevel ULSI interconnects,\" ICCAD","author":"Banerjee K.","year":"2001","unstructured":"Ting-Yen Chiang, K. Banerjee and K. C. Saraswat, \"Compact modeling and SPICE-based simulation for electrothermal analysis of multilevel ULSI interconnects,\" ICCAD 2001."},{"key":"e_1_3_2_1_22_1","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2016.2616377"},{"key":"e_1_3_2_1_23_1","volume-title":"Cooling three-dimensional integrated circuits using power delivery networks,\" IEDM","author":"Wei H.","year":"2012","unstructured":"H. Wei, T. F. Wu, D. Sekar, B. Cronquist, R. F. Pease and S. Mitra, \"Cooling three-dimensional integrated circuits using power delivery networks,\" IEDM 2012."},{"key":"e_1_3_2_1_24_1","volume-title":"IR-Drop Analysis of Hybrid Bonded 3D-ICs with Backside Power Delivery and \u03bc- & n- TSVs,\" IITC","author":"Sisto G.","year":"2021","unstructured":"G. Sisto et al., \"IR-Drop Analysis of Hybrid Bonded 3D-ICs with Backside Power Delivery and \u03bc- & n- TSVs,\" IITC 2021."},{"key":"e_1_3_2_1_25_1","volume-title":"The overview of current interconnect technology challenges and future opportunities,\" IEDM","author":"Lee M.H.","year":"2020","unstructured":"M.H. Lee and W.S. Shue, \"The overview of current interconnect technology challenges and future opportunities,\" IEDM 2020."},{"key":"e_1_3_2_1_27_1","first-page":"1048","article-title":"PACT: An extensible parallel thermal simulator for emerging integration and cooling technologies","volume":"4","author":"Yuan Z.","year":"2021","unstructured":"Z. Yuan, P. Shukla, S. Chetoui, S. Nemtzow, S. Reda, and A.K. Coskun, \"PACT: An extensible parallel thermal simulator for emerging integration and cooling technologies,\" IEEE TCAD, 41.4, pp. 1048--1061, May 2021.","journal-title":"IEEE TCAD, 41"},{"key":"e_1_3_2_1_28_1","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2022.3141779"},{"key":"e_1_3_2_1_29_1","doi-asserted-by":"publisher","DOI":"10.1109\/TED.2010.2044675"},{"key":"e_1_3_2_1_30_1","volume-title":"Nazim et al., \"Maximizing the thermal hotspot reduction by optimizing the thickness of multilayer hBN heat spreader.\" Mater. Sci. Semicond","author":"B.","year":"2023","unstructured":"N.J.N.B. Nazim et al., \"Maximizing the thermal hotspot reduction by optimizing the thickness of multilayer hBN heat spreader.\" Mater. Sci. Semicond. 2023."},{"key":"e_1_3_2_1_31_1","volume-title":"Logic+ Memory Ultra-Dense 3D, 3D Thermal Scaffolding.\" IEDM","author":"Srimani T.","year":"2023","unstructured":"T. Srimani et al., \"N3XT 3D Technology Foundations and Their Lab-to-Fab: Omni 3D Logic, Logic+ Memory Ultra-Dense 3D, 3D Thermal Scaffolding.\" IEDM 2023."},{"key":"e_1_3_2_1_32_1","first-page":"1","article-title":"Heterogeneous Power Delivery for Large Chiplet-based Systems using Integrated GaN\/Si-Interconnect Fabric with sub-10 \u03bcm Bond Pitch","author":"Ren H.","year":"2023","unstructured":"H. Ren, K. Sahoo, Z. Guo, R. Pugazhendhi, Z. Wong, et al. \"Heterogeneous Power Delivery for Large Chiplet-based Systems using Integrated GaN\/Si-Interconnect Fabric with sub-10 \u03bcm Bond Pitch.\" IEEE International Electron Devices Meeting (IEDM), pp. 1--4., 2023.","journal-title":"IEEE International Electron Devices Meeting (IEDM)"},{"key":"e_1_3_2_1_33_1","first-page":"1","article-title":"DrGaN: an Integrated CMOS Driver-GaN Power Switch Technology on 300mm GaN-on-Si with E-mode GaN MOSHEMT and 3D Monolithic Si PMOS","author":"Then H. W.","year":"2023","unstructured":"H. W. Then, M. Radosavljevic, S. Bader, A. Zubair, H. Vora, N. Nair, P. Koirala et al. \"DrGaN: an Integrated CMOS Driver-GaN Power Switch Technology on 300mm GaN-on-Si with E-mode GaN MOSHEMT and 3D Monolithic Si PMOS.\" IEEE International Electron Devices Meeting (IEDM), pp. 1--4., 2023.","journal-title":"IEEE International Electron Devices Meeting (IEDM)"},{"key":"e_1_3_2_1_34_1","first-page":"1","article-title":"BEOL Compatible Oxide Power Transistors for On-Chip Voltage Conversion in Heterogenous 3D (H3D) Integrated Circuits","author":"Deng S.","year":"2023","unstructured":"S. Deng, J. Kwak, J. Lee, K. A. Aabrar, T.-H. Kim, G. Choe, S. Gopal Kirtania et al. \"BEOL Compatible Oxide Power Transistors for On-Chip Voltage Conversion in Heterogenous 3D (H3D) Integrated Circuits.\" IEEE International Electron Devices Meeting (IEDM), pp. 1--4., 2023.","journal-title":"IEEE International Electron Devices Meeting (IEDM)"}],"event":{"name":"ICCAD '24: 43rd IEEE\/ACM International Conference on Computer-Aided Design","sponsor":["SIGDA ACM Special Interest Group on Design Automation","IEEE CAS","IEEE CEDA","IEEE EDS"],"location":"Newark Liberty International Airport Marriott New York NY USA","acronym":"ICCAD '24"},"container-title":["Proceedings of the 43rd IEEE\/ACM International Conference on Computer-Aided Design"],"original-title":[],"link":[{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/3676536.3676760","content-type":"unspecified","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/dl.acm.org\/doi\/pdf\/10.1145\/3676536.3676760","content-type":"application\/pdf","content-version":"vor","intended-application":"syndication"},{"URL":"https:\/\/dl.acm.org\/doi\/pdf\/10.1145\/3676536.3676760","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,6,18]],"date-time":"2025-06-18T23:43:58Z","timestamp":1750290238000},"score":1,"resource":{"primary":{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/3676536.3676760"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2024,10,27]]},"references-count":33,"alternative-id":["10.1145\/3676536.3676760","10.1145\/3676536"],"URL":"https:\/\/doi.org\/10.1145\/3676536.3676760","relation":{},"subject":[],"published":{"date-parts":[[2024,10,27]]},"assertion":[{"value":"2025-04-09","order":3,"name":"published","label":"Published","group":{"name":"publication_history","label":"Publication History"}}]}}