{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,11,26]],"date-time":"2025-11-26T15:57:54Z","timestamp":1764172674486,"version":"3.41.0"},"publisher-location":"New York, NY, USA","reference-count":36,"publisher":"ACM","license":[{"start":{"date-parts":[[2024,10,27]],"date-time":"2024-10-27T00:00:00Z","timestamp":1729987200000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/www.acm.org\/publications\/policies\/copyright_policy#Background"}],"content-domain":{"domain":["dl.acm.org"],"crossmark-restriction":true},"short-container-title":[],"published-print":{"date-parts":[[2024,10,27]]},"DOI":"10.1145\/3676536.3676771","type":"proceedings-article","created":{"date-parts":[[2025,4,9]],"date-time":"2025-04-09T12:53:56Z","timestamp":1744203236000},"page":"1-10","update-policy":"https:\/\/doi.org\/10.1145\/crossmark-policy","source":"Crossref","is-referenced-by-count":1,"title":["A Processing-using-Memory Architecture for Commodity DRAM Devices with Enhanced Compatibility and Reliability"],"prefix":"10.1145","author":[{"ORCID":"https:\/\/orcid.org\/0009-0002-7676-3058","authenticated-orcid":false,"given":"Hoon","family":"Shin","sequence":"first","affiliation":[{"name":"Seoul National University, Seoul, Republic of Korea"},{"name":"Samsung Electronics, Hwasung, Republic of Korea"}]},{"ORCID":"https:\/\/orcid.org\/0009-0000-0977-2478","authenticated-orcid":false,"given":"Rihae","family":"Park","sequence":"additional","affiliation":[{"name":"Seoul National University, Seoul, Republic of Korea"}]},{"ORCID":"https:\/\/orcid.org\/0000-0002-4266-4919","authenticated-orcid":false,"given":"Jae W.","family":"Lee","sequence":"additional","affiliation":[{"name":"Seoul National University, Seoul, Republic of Korea"}]}],"member":"320","published-online":{"date-parts":[[2025,4,9]]},"reference":[{"key":"e_1_3_2_1_1_1","doi-asserted-by":"publisher","DOI":"10.1109\/TCSI.2019.2945617"},{"key":"e_1_3_2_1_2_1","volume-title":"Alejandro Fasciszewski Zeballos, and Carmelo Romeo","author":"Buttgereit Ute","year":"2010","unstructured":"Ute Buttgereit, Robert Birkner, Mark Joyner, Erez Graitzer, Avi Cohen, Hiroyuki Miyashita, Benedetta Triulzi, Alejandro Fasciszewski Zeballos, and Carmelo Romeo. 2010. CD uniformity correction on 45-nm technology non-volatile memory. In Metrology, Inspection, and Process Control for Microlithography XXIV, Vol. 7638. SPIE, 1121--1129."},{"volume-title":"A test structure for the measurement and characterization of layout-induced transistor variation. Ph. D. Dissertation","author":"Ting Chang Albert Hsu","key":"e_1_3_2_1_3_1","unstructured":"Albert Hsu Ting Chang. 2009. A test structure for the measurement and characterization of layout-induced transistor variation. Ph. D. Dissertation. Massachusetts Institute of Technology."},{"key":"e_1_3_2_1_4_1","doi-asserted-by":"publisher","DOI":"10.1109\/HPCA.2016.7446095"},{"key":"e_1_3_2_1_5_1","doi-asserted-by":"publisher","DOI":"10.1109\/HPCA.2014.6835946"},{"key":"e_1_3_2_1_6_1","doi-asserted-by":"publisher","DOI":"10.1145\/3195970.3196029"},{"key":"e_1_3_2_1_7_1","doi-asserted-by":"publisher","DOI":"10.1145\/3352460.3358260"},{"key":"e_1_3_2_1_8_1","doi-asserted-by":"publisher","DOI":"10.1145\/3037697.3037702"},{"key":"e_1_3_2_1_9_1","volume-title":"Benchmarking Memory-Centric Computing Systems: Analysis of Real Processing-in-Memory Hardware. In 2021 12th International Green and Sustainable Computing Conference (IGSC). IEEE, 1--7.","author":"G\u00f3mez-Luna Juan","year":"2021","unstructured":"Juan G\u00f3mez-Luna, Izzat El Hajj, Ivan Fernandez, Christina Giannoula, Geraldo F Oliveira, and Onur Mutlu. 2021. Benchmarking Memory-Centric Computing Systems: Analysis of Real Processing-in-Memory Hardware. In 2021 12th International Green and Sustainable Computing Conference (IGSC). IEEE, 1--7."},{"key":"e_1_3_2_1_10_1","doi-asserted-by":"publisher","DOI":"10.1145\/3445814.3446749"},{"key":"e_1_3_2_1_11_1","doi-asserted-by":"publisher","DOI":"10.1109\/MICRO50266.2020.00040"},{"key":"e_1_3_2_1_12_1","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2002.803052"},{"key":"e_1_3_2_1_13_1","doi-asserted-by":"publisher","DOI":"10.1109\/VLSIT.2012.6242474"},{"key":"e_1_3_2_1_14_1","doi-asserted-by":"publisher","DOI":"10.5573\/JSTS.2007.7.2.067"},{"key":"e_1_3_2_1_15_1","doi-asserted-by":"publisher","DOI":"10.1145\/3490422.3502355"},{"key":"e_1_3_2_1_16_1","doi-asserted-by":"publisher","DOI":"10.1145\/3007787.3001178"},{"key":"e_1_3_2_1_17_1","doi-asserted-by":"publisher","DOI":"10.1109\/ISCA.2012.6237032"},{"key":"e_1_3_2_1_18_1","volume-title":"Ramulator: A fast and extensible DRAM simulator","author":"Kim Yoongu","year":"2015","unstructured":"Yoongu Kim, Weikun Yang, and Onur Mutlu. 2015. Ramulator: A fast and extensible DRAM simulator. IEEE Computer architecture letters 15, 1 (2015), 45--49."},{"key":"e_1_3_2_1_19_1","doi-asserted-by":"publisher","DOI":"10.1109\/ISSCC42613.2021.9365862"},{"key":"e_1_3_2_1_20_1","unstructured":"Changseok Lee Keunwook Shin Hyeonjin Shin Seongjun Park Hyunjae Song Hyangsook Lee and Yeonchoo Cho. 2016. Wiring structure and electronic device including the same."},{"key":"e_1_3_2_1_21_1","doi-asserted-by":"publisher","DOI":"10.1109\/HPCA.2015.7056057"},{"key":"e_1_3_2_1_22_1","volume-title":"2013 IEEE 19th International Symposium on High Performance Computer Architecture (HPCA). IEEE, 615--626","author":"Lee Donghyuk","year":"2013","unstructured":"Donghyuk Lee, Yoongu Kim, Vivek Seshadri, Jamie Liu, Lavanya Subramanian, and Onur Mutlu. 2013. Tiered-latency DRAM: A low latency and low cost DRAM architecture. In 2013 IEEE 19th International Symposium on High Performance Computer Architecture (HPCA). IEEE, 615--626."},{"key":"e_1_3_2_1_23_1","doi-asserted-by":"publisher","DOI":"10.1109\/ISCA52012.2021.00013"},{"key":"e_1_3_2_1_24_1","volume-title":"Scope: A Stochastic Computing Engine for DRAM-based In-Situ Accelerator. In 2018 51st Annual IEEE\/ACM International Symposium on Microarchitecture (MICRO). IEEE, 696--709","author":"Li Shuangchen","year":"2018","unstructured":"Shuangchen Li, Alvin Oliver Glova, Xing Hu, Peng Gu, Dimin Niu, Krishna T Malladi, Hongzhong Zheng, Bob Brennan, and Yuan Xie. 2018. Scope: A Stochastic Computing Engine for DRAM-based In-Situ Accelerator. In 2018 51st Annual IEEE\/ACM International Symposium on Microarchitecture (MICRO). IEEE, 696--709."},{"key":"e_1_3_2_1_25_1","doi-asserted-by":"publisher","DOI":"10.1145\/3123939.3123977"},{"key":"e_1_3_2_1_26_1","doi-asserted-by":"publisher","DOI":"10.1145\/2830772.2830827"},{"key":"e_1_3_2_1_27_1","doi-asserted-by":"publisher","DOI":"10.1145\/3132402.3132419"},{"key":"e_1_3_2_1_28_1","doi-asserted-by":"publisher","DOI":"10.1109\/EDTM53872.2022.9798182"},{"key":"e_1_3_2_1_29_1","doi-asserted-by":"publisher","DOI":"10.1109\/JETCAS.2021.3127517"},{"key":"e_1_3_2_1_30_1","unstructured":"Samsung. 2019. 288pin Registered DIMM based on 16Gb M-die. https:\/\/image.semiconductor.samsung.com\/resources\/data-sheet\/128GB_DDR4_16Gb_M_Die_Registered_DIMM_Rev1.0_Feb.19.pdf."},{"key":"e_1_3_2_1_31_1","doi-asserted-by":"publisher","DOI":"10.1145\/2540708.2540725"},{"key":"e_1_3_2_1_32_1","doi-asserted-by":"publisher","DOI":"10.1145\/3123939.3124544"},{"key":"e_1_3_2_1_33_1","doi-asserted-by":"publisher","DOI":"10.1109\/HPCA47549.2020.00033"},{"key":"e_1_3_2_1_34_1","first-page":"004","article-title":"Method to improve uniformity and the critical dimensions of a DRAM gate structure","volume":"6","author":"Yang Hsiao-Ying","year":"1999","unstructured":"Hsiao-Ying Yang and Yeh-Sen Lin. 1999. Method to improve uniformity and the critical dimensions of a DRAM gate structure. US Patent 6,004,853.","journal-title":"US Patent"},{"key":"e_1_3_2_1_35_1","volume-title":"Ataberk Olgun, F Nisa Bostanc\u0131, A Giray Ya\u011fl\u0131k\u00e7\u0131, Geraldo F Oliveira, Haocong Luo, Juan G\u00f3mez-Luna, Mohammad Sadrosadati, and Onur Mutlu.","author":"Y\u00fcksel \u0130smail Emir","year":"2024","unstructured":"\u0130smail Emir Y\u00fcksel, Yahya Can Tu\u011frul, Ataberk Olgun, F Nisa Bostanc\u0131, A Giray Ya\u011fl\u0131k\u00e7\u0131, Geraldo F Oliveira, Haocong Luo, Juan G\u00f3mez-Luna, Mohammad Sadrosadati, and Onur Mutlu. 2024. Functionally-Complete Boolean Logic in Real DRAM Chips: Experimental Characterization and Analysis. In 2024 IEEE International Symposium on High-Performance Computer Architecture (HPCA). IEEE, 280--296."},{"key":"e_1_3_2_1_36_1","doi-asserted-by":"publisher","DOI":"10.1145\/2678373.2665724"}],"event":{"name":"ICCAD '24: 43rd IEEE\/ACM International Conference on Computer-Aided Design","sponsor":["SIGDA ACM Special Interest Group on Design Automation","IEEE CAS","IEEE CEDA","IEEE EDS"],"location":"Newark Liberty International Airport Marriott New York NY USA","acronym":"ICCAD '24"},"container-title":["Proceedings of the 43rd IEEE\/ACM International Conference on Computer-Aided Design"],"original-title":[],"link":[{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/3676536.3676771","content-type":"unspecified","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/dl.acm.org\/doi\/pdf\/10.1145\/3676536.3676771","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,6,18]],"date-time":"2025-06-18T23:43:58Z","timestamp":1750290238000},"score":1,"resource":{"primary":{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/3676536.3676771"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2024,10,27]]},"references-count":36,"alternative-id":["10.1145\/3676536.3676771","10.1145\/3676536"],"URL":"https:\/\/doi.org\/10.1145\/3676536.3676771","relation":{},"subject":[],"published":{"date-parts":[[2024,10,27]]},"assertion":[{"value":"2025-04-09","order":3,"name":"published","label":"Published","group":{"name":"publication_history","label":"Publication History"}}]}}