{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,3,20]],"date-time":"2026-03-20T00:07:08Z","timestamp":1773965228000,"version":"3.50.1"},"publisher-location":"New York, NY, USA","reference-count":39,"publisher":"ACM","license":[{"start":{"date-parts":[[2024,10,27]],"date-time":"2024-10-27T00:00:00Z","timestamp":1729987200000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/creativecommons.org\/licenses\/by-nc-sa\/4.0\/"}],"funder":[{"DOI":"10.13039\/501100012166","name":"National Key Research and Development Program of China","doi-asserted-by":"publisher","award":["2022YFB4500405"],"award-info":[{"award-number":["2022YFB4500405"]}],"id":[{"id":"10.13039\/501100012166","id-type":"DOI","asserted-by":"publisher"}]},{"name":"National Natural Science Foundation of China","award":["62174162"],"award-info":[{"award-number":["62174162"]}]}],"content-domain":{"domain":["dl.acm.org"],"crossmark-restriction":true},"short-container-title":[],"published-print":{"date-parts":[[2024,10,27]]},"DOI":"10.1145\/3676536.3676781","type":"proceedings-article","created":{"date-parts":[[2025,4,9]],"date-time":"2025-04-09T12:53:56Z","timestamp":1744203236000},"page":"1-9","update-policy":"https:\/\/doi.org\/10.1145\/crossmark-policy","source":"Crossref","is-referenced-by-count":22,"title":["HLSPilot: LLM-based High-Level Synthesis"],"prefix":"10.1145","author":[{"ORCID":"https:\/\/orcid.org\/0009-0008-6503-0047","authenticated-orcid":false,"given":"Chenwei","family":"Xiong","sequence":"first","affiliation":[{"name":"SKLP, Institute of Computing Technology, Chinese Academy of Sciences, Beijing, China"},{"name":"Dept. of Computer Science, University of Chinese Academy of Sciences, Beijing, China"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"ORCID":"https:\/\/orcid.org\/0000-0002-5542-7306","authenticated-orcid":false,"given":"Cheng","family":"Liu","sequence":"additional","affiliation":[{"name":"SKLP, Institute of Computing Technology, Chinese Academy of Sciences, Beijing, China"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"ORCID":"https:\/\/orcid.org\/0000-0001-8082-4218","authenticated-orcid":false,"given":"Huawei","family":"Li","sequence":"additional","affiliation":[{"name":"SKLP, Institute of Computing Technology, Chinese Academy of Sciences, Beijing, China"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"ORCID":"https:\/\/orcid.org\/0000-0002-0874-814X","authenticated-orcid":false,"given":"Xiaowei","family":"Li","sequence":"additional","affiliation":[{"name":"SKLP, Institute of Computing Technology, Chinese Academy of Sciences, Beijing, China"}],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"320","published-online":{"date-parts":[[2025,4,9]]},"reference":[{"key":"e_1_3_2_1_1_1","doi-asserted-by":"publisher","DOI":"10.1109\/MDT.2009.83"},{"key":"e_1_3_2_1_2_1","first-page":"315","volume-title":"IEEE","author":"Liu C.","year":"2019","unstructured":"C. Liu, X. Chen, B. He, X. Liao, Y. Wang, and L. Zhang, \"Obfs: Opencl based bfs optimizations on software programmable fpgas,\" in 2019 International Conference on Field-Programmable Technology (ICFPT). IEEE, 2019, pp. 315--318."},{"key":"e_1_3_2_1_3_1","volume-title":"Graphitron: A domain specific language for fpga-based graph processing accelerator generation,\" arXiv preprint arXiv:2407.12575","author":"Zhang X.","year":"2024","unstructured":"X. Zhang, Z. Feng, S. Liang, X. Chen, C. Liu, H. Li, and X. Li, \"Graphitron: A domain specific language for fpga-based graph processing accelerator generation,\" arXiv preprint arXiv:2407.12575, 2024."},{"key":"e_1_3_2_1_4_1","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2018.2834439"},{"key":"e_1_3_2_1_5_1","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2019.2943570"},{"key":"e_1_3_2_1_6_1","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2019.2912916"},{"key":"e_1_3_2_1_7_1","first-page":"56","volume-title":"IEEE","author":"Liu C.","year":"2015","unstructured":"C. Liu, H.-C. Ng, and H. K.-H. So, \"Quickdough: A rapid fpga loop accelerator design framework using soft cgra overlay,\" in 2015 International Conference on Field Programmable Technology (FPT). IEEE, 2015, pp. 56--63."},{"key":"e_1_3_2_1_8_1","doi-asserted-by":"publisher","DOI":"10.1145\/3494534"},{"key":"e_1_3_2_1_9_1","first-page":"1","volume-title":"IEEE","author":"Choi Y.-k.","year":"2018","unstructured":"Y.-k. Choi and J. Cong, \"Hls-based optimization and design space exploration for applications with variable loop bounds,\" in 2018 IEEE\/ACM International Conference on Computer-Aided Design (ICCAD). IEEE, 2018, pp. 1--8."},{"key":"e_1_3_2_1_10_1","doi-asserted-by":"publisher","DOI":"10.23919\/DATE.2017.7927161"},{"key":"e_1_3_2_1_11_1","doi-asserted-by":"publisher","DOI":"10.1145\/3570925"},{"key":"e_1_3_2_1_12_1","first-page":"1","volume-title":"IEEE","author":"Luo E.","year":"2023","unstructured":"E. Luo, H. Huang, C. Liu, G. Li, B. Yang, Y. Wang, H. Li, and X. Li, \"Deepburning-mixq: An open source mixed-precision neural network accelerator design framework for fpgas,\" in 2023 IEEE\/ACM International Conference on Computer Aided Design (ICCAD). IEEE, 2023, pp. 1--9."},{"key":"e_1_3_2_1_13_1","doi-asserted-by":"publisher","DOI":"10.1145\/3431920.3439290"},{"key":"e_1_3_2_1_14_1","doi-asserted-by":"publisher","DOI":"10.1145\/3400302.3415645"},{"key":"e_1_3_2_1_15_1","first-page":"1","volume-title":"IEEE","author":"Fu Y.","year":"2023","unstructured":"Y. Fu, Y. Zhang, Z. Yu, S. Li, Z. Ye, C. Li, C. Wan, and Y. C. Lin, \"Gpt4aigchip: Towards next-generation ai accelerator design automation via large language models,\" in 2023 IEEE\/ACM International Conference on Computer Aided Design (ICCAD). IEEE, 2023, pp. 1--9."},{"key":"e_1_3_2_1_16_1","volume-title":"Chipgpt: How far are we from natural language hardware design,\" arXiv preprint arXiv:2305.14019","author":"Chang K.","year":"2023","unstructured":"K. Chang, Y. Wang, H. Ren, M. Wang, S. Liang, Y. Han, H. Li, and X. Li, \"Chipgpt: How far are we from natural language hardware design,\" arXiv preprint arXiv:2305.14019, 2023."},{"key":"e_1_3_2_1_17_1","volume-title":"Bayraktaroglu et al., \"Chipnemo: Domain-adapted llms for chip design,\" arXiv preprint arXiv:2311.00176","author":"Liu M.","year":"2023","unstructured":"M. Liu, T.-D. Ene, R. Kirby, C. Cheng, N. Pinckney, R. Liang, J. Alben, H. Anand, S. Banerjee, I. Bayraktaroglu et al., \"Chipnemo: Domain-adapted llms for chip design,\" arXiv preprint arXiv:2311.00176, 2023."},{"key":"e_1_3_2_1_18_1","first-page":"1","volume-title":"Automation & Test in Europe Conference & Exhibition (DATE). IEEE","author":"Thakur S.","year":"2023","unstructured":"S. Thakur, B. Ahmad, Z. Fan, H. Pearce, B. Tan, R. Karri, B. Dolan-Gavitt, and S. Garg, \"Benchmarking large language models for automated verilog rtl code generation,\" in 2023 Design, Automation & Test in Europe Conference & Exhibition (DATE). IEEE, 2023, pp. 1--6."},{"key":"e_1_3_2_1_19_1","first-page":"1","volume-title":"IEEE","author":"Liu M.","year":"2023","unstructured":"M. Liu, N. Pinckney, B. Khailany, and H. Ren, \"Verilogeval: Evaluating large language models for verilog code generation,\" in 2023 IEEE\/ACM International Conference on Computer Aided Design (ICCAD). IEEE, 2023, pp. 1--8."},{"key":"e_1_3_2_1_20_1","volume-title":"Rtlfixer: Automatically fixing rtl syntax errors with large language models,\" arXiv preprint arXiv:2311.16543","author":"Tsai Y.","year":"2023","unstructured":"Y. Tsai, M. Liu, and H. Ren, \"Rtlfixer: Automatically fixing rtl syntax errors with large language models,\" arXiv preprint arXiv:2311.16543, 2023."},{"key":"e_1_3_2_1_21_1","volume-title":"Rtlcoder: Outperforming gpt-3.5 in design rtl generation with our open-source dataset and lightweight solution,\" arXiv preprint arXiv:2312.08617","author":"Liu S.","year":"2023","unstructured":"S. Liu, W. Fang, Y. Lu, Q. Zhang, H. Zhang, and Z. Xie, \"Rtlcoder: Outperforming gpt-3.5 in design rtl generation with our open-source dataset and lightweight solution,\" arXiv preprint arXiv:2312.08617, 2023."},{"key":"e_1_3_2_1_22_1","volume-title":"Autochip: Automating hdl generation using llm feedback,\" arXiv preprint arXiv:2311.04887","author":"Thakur S.","year":"2023","unstructured":"S. Thakur, J. Blocklove, H. Pearce, B. Tan, S. Garg, and R. Karri, \"Autochip: Automating hdl generation using llm feedback,\" arXiv preprint arXiv:2311.04887, 2023."},{"key":"e_1_3_2_1_23_1","first-page":"722","volume-title":"IEEE","author":"Lu Y.","year":"2024","unstructured":"Y. Lu, S. Liu, Q. Zhang, and Z. Xie, \"Rtllm: An open-source benchmark for design rtl generation with large language model,\" in 2024 29th Asia and South Pacific Design Automation Conference (ASP-DAC). IEEE, 2024, pp. 722--727."},{"key":"e_1_3_2_1_24_1","first-page":"1","volume-title":"IEEE","author":"Blocklove J.","year":"2023","unstructured":"J. Blocklove, S. Garg, R. Karri, and H. Pearce, \"Chip-chat: Challenges and opportunities in conversational hardware design,\" in 2023 ACM\/IEEE 5th Workshop on Machine Learning for CAD (MLCAD). IEEE, 2023, pp. 1--6."},{"key":"e_1_3_2_1_25_1","volume-title":"Iicpilot: An intelligent integrated circuit backend design framework using open eda,\" arXiv preprint arXiv:2407.12576","author":"Jiang Z.","year":"2024","unstructured":"Z. Jiang, Q. Zhang, C. Liu, H. Li, and X. Li, \"Iicpilot: An intelligent integrated circuit backend design framework using open eda,\" arXiv preprint arXiv:2407.12576, 2024."},{"key":"e_1_3_2_1_26_1","volume-title":"Codegen: An open large language model for code with multi-turn program synthesis,\" arXiv preprint arXiv:2203.13474","author":"Nijkamp E.","year":"2022","unstructured":"E. Nijkamp, B. Pang, H. Hayashi, L. Tu, H. Wang, Y. Zhou, S. Savarese, and C. Xiong, \"Codegen: An open large language model for code with multi-turn program synthesis,\" arXiv preprint arXiv:2203.13474, 2022."},{"key":"e_1_3_2_1_27_1","volume-title":"J. Kaplan, H. Edwards, Y. Burda, N. Joseph, G. Brockman et al., \"Evaluating large language models trained on code,\" arXiv preprint arXiv:2107.03374","author":"Chen M.","year":"2021","unstructured":"M. Chen, J. Tworek, H. Jun, Q. Yuan, H. P. d. O. Pinto, J. Kaplan, H. Edwards, Y. Burda, N. Joseph, G. Brockman et al., \"Evaluating large language models trained on code,\" arXiv preprint arXiv:2107.03374, 2021."},{"key":"e_1_3_2_1_28_1","volume-title":"Codet5: Identifier-aware unified pre-trained encoder-decoder models for code understanding and generation,\" arXiv preprint arXiv:2109.00859","author":"Wang Y.","year":"2021","unstructured":"Y. Wang, W. Wang, S. Joty, and S. C. Hoi, \"Codet5: Identifier-aware unified pre-trained encoder-decoder models for code understanding and generation,\" arXiv preprint arXiv:2109.00859, 2021."},{"key":"e_1_3_2_1_29_1","volume-title":"Grammar prompting for domain-specific language generation with large language models,\" Advances in Neural Information Processing Systems","author":"Wang B.","year":"2024","unstructured":"B. Wang, Z. Wang, X. Wang, Y. Cao, R. A Saurous, and Y. Kim, \"Grammar prompting for domain-specific language generation with large language models,\" Advances in Neural Information Processing Systems, vol. 36, 2024."},{"key":"e_1_3_2_1_30_1","volume-title":"Toolformer: Language models can teach themselves to use tools,\" Advances in Neural Information Processing Systems","author":"Schick T.","year":"2024","unstructured":"T. Schick, J. Dwivedi-Yu, R. Dess\u00ec, R. Raileanu, M. Lomeli, E. Hambro, L. Zettlemoyer, N. Cancedda, and T. Scialom, \"Toolformer: Language models can teach themselves to use tools,\" Advances in Neural Information Processing Systems, vol. 36, 2024."},{"key":"e_1_3_2_1_31_1","unstructured":"aferikoglou \"Genhlsoptimizer \" 2022. [Online]. Available: https:\/\/github.com\/aferikoglou\/GenHLSOptimizer"},{"key":"e_1_3_2_1_32_1","volume-title":"High-level synthesis (ug902)","author":"Vivado","year":"2020","unstructured":"Xilinx, \"Vivado design suite user guide: High-level synthesis (ug902),\" 2020. [Online]. Available: https:\/\/docs.amd.com\/v\/u\/en-US\/ug902-vivado-high-level-synthesis"},{"key":"e_1_3_2_1_33_1","unstructured":"Xilinx \"Vivado hls optimization methodology guide (ug1270) \" 2018. [Online]. Available: https:\/\/docs.amd.com\/v\/u\/en-US\/ug1270-vivado-hls-opt-methodology-guide"},{"key":"e_1_3_2_1_34_1","unstructured":"Xilinx \"Vitis high-level synthesis user guide (ug1399) \" 2023. [Online]. Available: https:\/\/docs.amd.com\/r\/en-US\/ug1399-vitis-hls\/Navigating-Content-by-Design-Process"},{"key":"e_1_3_2_1_35_1","unstructured":"OpenAI \"Gpt-4 \" 2023. [Online]. Available: https:\/\/platform.openai.com\/docs\/models\/gpt-4-and-gpt-4-turbo"},{"key":"e_1_3_2_1_36_1","first-page":"1192","volume-title":"IEEE","author":"Hara Y.","year":"2008","unstructured":"Y. Hara, H. Tomiyama, S. Honda, H. Takada, and K. Ishii, \"Chstone: A benchmark program suite for practical c-based high-level synthesis,\" in 2008 IEEE International Symposium on Circuits and Systems (ISCAS). IEEE, 2008, pp. 1192--1195."},{"key":"e_1_3_2_1_37_1","doi-asserted-by":"publisher","DOI":"10.1109\/LES.2014.2320556"},{"key":"e_1_3_2_1_38_1","doi-asserted-by":"crossref","unstructured":"Y. Zhou U. Gupta S. Dai R. Zhao N. Srivastava H. Jin J. Featherston Y.-H. Lai G. Liu G. A. Velasquez et al. \"Rosetta: A realistic highlevel synthesis benchmark suite for software programmable fpgas \" in Proceedings of the 2018 ACM\/SIGDA International Symposium on Field-Programmable Gate Arrays 2018 pp. 269--278.","DOI":"10.1145\/3174243.3174255"},{"key":"e_1_3_2_1_39_1","doi-asserted-by":"publisher","DOI":"10.1007\/BF01589116"}],"event":{"name":"ICCAD '24: 43rd IEEE\/ACM International Conference on Computer-Aided Design","location":"Newark Liberty International Airport Marriott New York NY USA","acronym":"ICCAD '24","sponsor":["SIGDA ACM Special Interest Group on Design Automation","IEEE CAS","IEEE CEDA","IEEE EDS"]},"container-title":["Proceedings of the 43rd IEEE\/ACM International Conference on Computer-Aided Design"],"original-title":[],"link":[{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/3676536.3676781","content-type":"unspecified","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/dl.acm.org\/doi\/pdf\/10.1145\/3676536.3676781","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,6,19]],"date-time":"2025-06-19T01:18:44Z","timestamp":1750295924000},"score":1,"resource":{"primary":{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/3676536.3676781"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2024,10,27]]},"references-count":39,"alternative-id":["10.1145\/3676536.3676781","10.1145\/3676536"],"URL":"https:\/\/doi.org\/10.1145\/3676536.3676781","relation":{},"subject":[],"published":{"date-parts":[[2024,10,27]]},"assertion":[{"value":"2025-04-09","order":3,"name":"published","label":"Published","group":{"name":"publication_history","label":"Publication History"}}]}}