{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,7,17]],"date-time":"2026-07-17T03:08:34Z","timestamp":1784257714783,"version":"3.55.0"},"publisher-location":"New York, NY, USA","reference-count":42,"publisher":"ACM","license":[{"start":{"date-parts":[[2024,10,27]],"date-time":"2024-10-27T00:00:00Z","timestamp":1729987200000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/www.acm.org\/publications\/policies\/copyright_policy#Background"}],"content-domain":{"domain":["dl.acm.org"],"crossmark-restriction":true},"short-container-title":[],"published-print":{"date-parts":[[2024,10,27]]},"DOI":"10.1145\/3676536.3676792","type":"proceedings-article","created":{"date-parts":[[2025,4,9]],"date-time":"2025-04-09T12:53:56Z","timestamp":1744203236000},"page":"1-9","update-policy":"https:\/\/doi.org\/10.1145\/crossmark-policy","source":"Crossref","is-referenced-by-count":2,"title":["TReCiM: Lower Power and Temperature-Resilient Multibit 2FeFET-1T Compute-in-Memory Design"],"prefix":"10.1145","author":[{"ORCID":"https:\/\/orcid.org\/0009-0008-8838-4550","authenticated-orcid":false,"given":"Yifei","family":"Zhou","sequence":"first","affiliation":[{"name":"Zhejiang University, Hangzhou, China"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"ORCID":"https:\/\/orcid.org\/0000-0002-6249-8612","authenticated-orcid":false,"given":"Thomas","family":"K\u00e4mpfe","sequence":"additional","affiliation":[{"name":"Fraunhofer IPMS, Dresden, Germany"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"ORCID":"https:\/\/orcid.org\/0000-0002-3628-3431","authenticated-orcid":false,"given":"Kai","family":"Ni","sequence":"additional","affiliation":[{"name":"University of Notre Dame, Notre Dame, USA"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"ORCID":"https:\/\/orcid.org\/0000-0002-5649-3102","authenticated-orcid":false,"given":"Hussam","family":"Amrouch","sequence":"additional","affiliation":[{"name":"Technical University of Munich (TUM), Munich, Germany"},{"name":"the Munich Institute of Robotics and Machine Intelligence (MIRMI), Munich, Germany"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"ORCID":"https:\/\/orcid.org\/0000-0002-2610-7522","authenticated-orcid":false,"given":"Cheng","family":"Zhuo","sequence":"additional","affiliation":[{"name":"Zhejiang University, Hangzhou, China"},{"name":"the Key Laboratory of CS&amp;AUS of Zhejiang Province, Hangzhou, China"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"ORCID":"https:\/\/orcid.org\/0000-0003-4656-9545","authenticated-orcid":false,"given":"Xunzhao","family":"Yin","sequence":"additional","affiliation":[{"name":"Zhejiang University, Hangzhou, China"},{"name":"the Key Laboratory of CS&amp;AUS of Zhejiang Province, Hangzhou, China"}],"role":[{"vocabulary":"crossref","role":"author"}]}],"member":"320","published-online":{"date-parts":[[2025,4,9]]},"reference":[{"key":"e_1_3_2_1_1_1","doi-asserted-by":"publisher","DOI":"10.1145\/216585.216588"},{"key":"e_1_3_2_1_2_1","doi-asserted-by":"publisher","DOI":"10.1002\/aisy.202200428"},{"key":"e_1_3_2_1_3_1","volume-title":"Imga: Efficient in-memory graph convolution network aggregation with data flow optimizations,\" IEEE TCAD","author":"Wei Y.","year":"2023","unstructured":"Y. Wei et al., \"Imga: Efficient in-memory graph convolution network aggregation with data flow optimizations,\" IEEE TCAD, 2023."},{"key":"e_1_3_2_1_4_1","doi-asserted-by":"publisher","DOI":"10.1038\/s41467-024-46640-x"},{"key":"e_1_3_2_1_5_1","first-page":"1","article-title":"Correctnet: Robustness enhancement of analog in-memory computing for neural networks by error suppression and compensation","author":"Eldebiky A.","year":"2023","unstructured":"A. Eldebiky et al., \"Correctnet: Robustness enhancement of analog in-memory computing for neural networks by error suppression and compensation,\" in DATE. IEEE, 2023, pp. 1--6.","journal-title":"DATE. IEEE"},{"key":"e_1_3_2_1_6_1","first-page":"1","article-title":"See-mcam: Scalable multi-bit fefet content addressable memories for energy efficient associative search","author":"Shou S.","year":"2023","unstructured":"S. Shou et al., \"See-mcam: Scalable multi-bit fefet content addressable memories for energy efficient associative search,\" in IEEE\/ACM ICCAD. IEEE, 2023, pp. 1--9.","journal-title":"IEEE\/ACM ICCAD. IEEE"},{"key":"e_1_3_2_1_7_1","first-page":"1","article-title":"Computing-in-memory neural network accelerators for safety-critical systems: Can small device variations be disastrous?","author":"Yan Z.","year":"2022","unstructured":"Z. Yan et al., \"Computing-in-memory neural network accelerators for safety-critical systems: Can small device variations be disastrous?\" in ACM ICCAD, 2022, pp. 1--9.","journal-title":"ACM ICCAD"},{"key":"e_1_3_2_1_8_1","volume-title":"Energy efficient dual designs of fefet-based analog in-memory computing with inherent shift-add capability,\" in ACM\/IEEE DAC","author":"Yang Z.","year":"2024","unstructured":"Z. Yang et al., \"Energy efficient dual designs of fefet-based analog in-memory computing with inherent shift-add capability,\" in ACM\/IEEE DAC, 2024."},{"key":"e_1_3_2_1_9_1","first-page":"5333","article-title":"Accelerating graph-connected component computation with emerging processing-in-memory architecture","volume":"41","author":"Chen X.","year":"2022","unstructured":"X. Chen et al., \"Accelerating graph-connected component computation with emerging processing-in-memory architecture,\" IEEE TCAD, vol. 41, pp. 5333--5342, 2022.","journal-title":"IEEE TCAD"},{"key":"e_1_3_2_1_10_1","first-page":"1099","article-title":"Ferroelectric ternary content addressable memories for energy-efficient associative search","volume":"42","author":"Yin X.","year":"2022","unstructured":"X. Yin et al., \"Ferroelectric ternary content addressable memories for energy-efficient associative search,\" IEEE TCAD, vol. 42, pp. 1099--1112, 2022.","journal-title":"IEEE TCAD"},{"key":"e_1_3_2_1_11_1","first-page":"2462","article-title":"Triangle counting accelerations: From algorithm to in-memory computing architecture","volume":"71","author":"Wang X.","year":"2021","unstructured":"X. Wang et al., \"Triangle counting accelerations: From algorithm to in-memory computing architecture,\" IEEE TC, vol. 71, pp. 2462--2472, 2021.","journal-title":"IEEE TC"},{"key":"e_1_3_2_1_12_1","volume-title":"Fefet based in-memory hyperdimensional encoding design,\" IEEE TCAD","author":"Huang Q.","year":"2023","unstructured":"Q. Huang et al., \"Fefet based in-memory hyperdimensional encoding design,\" IEEE TCAD, 2023."},{"key":"e_1_3_2_1_13_1","first-page":"1","article-title":"Improving realistic worst-case performance of nvcim dnn accelerators through training with right-censored gaussian noise","author":"Yan Z.","year":"2023","unstructured":"Z. Yan et al., \"Improving realistic worst-case performance of nvcim dnn accelerators through training with right-censored gaussian noise,\" in IEEE\/ACM ICCAD. IEEE, 2023, pp. 1--9.","journal-title":"IEEE\/ACM ICCAD. IEEE"},{"key":"e_1_3_2_1_14_1","first-page":"1","article-title":"A fefet-based time-domain associative memory for multi-bit similarity computation","author":"Huang Q.","year":"2024","unstructured":"Q. Huang et al., \"A fefet-based time-domain associative memory for multi-bit similarity computation,\" in DATE, 2024, pp. 1--6.","journal-title":"DATE"},{"key":"e_1_3_2_1_15_1","first-page":"2753","article-title":"Rram for compute-in-memory: From inference to training","volume":"68","author":"Yu S.","year":"2021","unstructured":"S. Yu et al., \"Rram for compute-in-memory: From inference to training,\" IEEE TCAS-I, vol. 68, pp. 2753--2765, 2021.","journal-title":"IEEE TCAS-I"},{"key":"e_1_3_2_1_16_1","doi-asserted-by":"crossref","unstructured":"R. Khaddam-Aljameh et al. \"Hermes core - a 14nm cmos and pcm-based in-memory compute core using an array of 300ps\/lsb linearized cco-based adcs and local digital processing \" in 2021 Symposium on VLSI Technology 2021 pp. 1--2.","DOI":"10.23919\/VLSICircuits52068.2021.9492362"},{"key":"e_1_3_2_1_17_1","doi-asserted-by":"publisher","DOI":"10.1038\/s41928-019-0321-3"},{"key":"e_1_3_2_1_18_1","first-page":"29.2.1","volume-title":"Ultra-low power flexible precision fefet based analog in-memory computing,\" in 2020 IEEE IEDM","author":"Soliman T.","year":"2020","unstructured":"T. Soliman et al., \"Ultra-low power flexible precision fefet based analog in-memory computing,\" in 2020 IEEE IEDM, 2020, pp. 29.2.1--29.2.4."},{"key":"e_1_3_2_1_19_1","first-page":"751","article-title":"Energy efficient data search design and optimization based on a compact ferroelectric fet content addressable memory","author":"Cai J.","year":"2022","unstructured":"J. Cai et al., \"Energy efficient data search design and optimization based on a compact ferroelectric fet content addressable memory,\" in ACM\/IEEE DAC, 2022, pp. 751--756.","journal-title":"ACM\/IEEE DAC"},{"key":"e_1_3_2_1_20_1","doi-asserted-by":"publisher","DOI":"10.1109\/TNANO.2023.3295093"},{"key":"e_1_3_2_1_21_1","first-page":"1","article-title":"Cosime: Fefet based associative memory for in-memory cosine similarity search","author":"Liu C.-K.","year":"2022","unstructured":"C.-K. Liu et al., \"Cosime: Fefet based associative memory for in-memory cosine similarity search,\" in IEEE\/ACM ICCAD, 2022, pp. 1--9.","journal-title":"IEEE\/ACM ICCAD"},{"key":"e_1_3_2_1_22_1","volume-title":"A reconfigurable fefet content addressable memory for multi-state hamming distance,\" IEEE TCAS-I","author":"Liu L.","year":"2023","unstructured":"L. Liu et al., \"A reconfigurable fefet content addressable memory for multi-state hamming distance,\" IEEE TCAS-I, 2023."},{"key":"e_1_3_2_1_23_1","article-title":"On the challenges and design mitigations of single transistor ferroelectric content addressable memory","author":"Xu H.","year":"2023","unstructured":"H. Xu et al., \"On the challenges and design mitigations of single transistor ferroelectric content addressable memory,\" IEEE Electron Device Letters, 2023.","journal-title":"IEEE Electron Device Letters"},{"key":"e_1_3_2_1_24_1","volume-title":"C-nash: A novel ferroelectric computing-inmemory architecture for solving mixed strategy nash equilibrium,\" in ACM\/IEEE DAC","author":"Qian Y.","year":"2024","unstructured":"Y. Qian et al., \"C-nash: A novel ferroelectric computing-inmemory architecture for solving mixed strategy nash equilibrium,\" in ACM\/IEEE DAC, 2024."},{"key":"e_1_3_2_1_25_1","volume-title":"A hybrid computing-in-memory qubo solver for general combinatorial optimization problems with inequality constraints,\" in ACM\/IEEE DAC","author":"Qian Y.","year":"2024","unstructured":"Y. Qian, \"Hycim: A hybrid computing-in-memory qubo solver for general combinatorial optimization problems with inequality constraints,\" in ACM\/IEEE DAC, 2024."},{"key":"e_1_3_2_1_26_1","volume-title":"Febim: Efficient and compact bayesian inference engine empowered with ferroelectric in-memory computing,\" in ACM\/IEEE DAC","author":"Li C.","year":"2024","unstructured":"C. Li et al., \"Febim: Efficient and compact bayesian inference engine empowered with ferroelectric in-memory computing,\" in ACM\/IEEE DAC, 2024."},{"key":"e_1_3_2_1_27_1","first-page":"1","article-title":"Temperature dependence and temperature-aware sensing in ferroelectric fet","author":"Gupta A.","year":"2020","unstructured":"A. Gupta et al., \"Temperature dependence and temperature-aware sensing in ferroelectric fet,\" in IEEE IRPS, 2020, pp. 1--5.","journal-title":"IEEE IRPS"},{"key":"e_1_3_2_1_28_1","first-page":"1","volume-title":"Automation & Test in Europe Conference & Exhibition (DATE). IEEE","author":"Zhou Y.","year":"2024","unstructured":"Y. Zhou et al., \"Low power and temperature-resilient compute-in-memory based on subthreshold-fefet,\" in 2024 Design, Automation & Test in Europe Conference & Exhibition (DATE). IEEE, 2024, pp. 1--6."},{"key":"e_1_3_2_1_29_1","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2018.2789723"},{"key":"e_1_3_2_1_30_1","first-page":"25","volume-title":"IEEE","author":"Hu X. S.","year":"2021","unstructured":"X. S. Hu et al., \"In-memory computing with associative memories: A cross-layer perspective,\" in IEDM. IEEE, 2021, pp. 25--2."},{"key":"e_1_3_2_1_31_1","doi-asserted-by":"publisher","DOI":"10.1038\/s41928-020-00492-7"},{"key":"e_1_3_2_1_32_1","first-page":"805","article-title":"Physics-based circuit-compatible spice model for ferroelectric transistors","volume":"37","author":"Aziz A.","year":"2016","unstructured":"A. Aziz et al., \"Physics-based circuit-compatible spice model for ferroelectric transistors,\" EDL, vol. 37, pp. 805--808, 2016.","journal-title":"EDL"},{"key":"e_1_3_2_1_33_1","first-page":"131","article-title":"A circuit compatible accurate compact model for ferroelectric-fets","author":"Ni K.","year":"2018","unstructured":"K. Ni et al., \"A circuit compatible accurate compact model for ferroelectric-fets,\" in VLSI. IEEE, 2018, pp. 131--132.","journal-title":"VLSI. IEEE"},{"key":"e_1_3_2_1_34_1","volume-title":"A comprehensive model for ferroelectric fet capturing the key behaviors: Scalability, variation, stochasticity, and accumulation,\" in IEEE VLSI","author":"Deng S.","year":"2020","unstructured":"S. Deng et al., \"A comprehensive model for ferroelectric fet capturing the key behaviors: Scalability, variation, stochasticity, and accumulation,\" in IEEE VLSI, 2020."},{"key":"e_1_3_2_1_35_1","first-page":"1","article-title":"On the reliability of in-memory computing: Impact of temperature on ferroelectric tcam","author":"Thomann S.","year":"2021","unstructured":"S. Thomann et al., \"On the reliability of in-memory computing: Impact of temperature on ferroelectric tcam,\" in VTS. IEEE, 2021, pp. 1--6.","journal-title":"VTS. IEEE"},{"key":"e_1_3_2_1_36_1","doi-asserted-by":"publisher","DOI":"10.1109\/TCSI.2024.3362822"},{"key":"e_1_3_2_1_37_1","first-page":"314","volume-title":"Digest of Technical Papers","author":"Schinkel D.","year":"2007","unstructured":"D. Schinkel et al., \"A double-tail latch-type voltage sense amplifier with 18ps setup+hold time,\" in 2007 IEEE International Solid-State Circuits Conference. Digest of Technical Papers, 2007, pp. 314--605."},{"key":"e_1_3_2_1_38_1","first-page":"32.5.1","volume-title":"Dnn+neurosim: An end-to-end benchmarking framework for compute-in-memory accelerators with versatile device technologies,\" in 2019 IEEE International Electron Devices Meeting (IEDM)","author":"Peng X.","year":"2019","unstructured":"X. Peng et al., \"Dnn+neurosim: An end-to-end benchmarking framework for compute-in-memory accelerators with versatile device technologies,\" in 2019 IEEE International Electron Devices Meeting (IEDM), 2019, pp. 32.5.1--32.5.4."},{"key":"e_1_3_2_1_39_1","volume-title":"Training and inference with integers in deep neural networks","author":"Wu S.","year":"2018","unstructured":"S. Wu et al., \"Training and inference with integers in deep neural networks,\" 2018."},{"key":"e_1_3_2_1_40_1","first-page":"16","volume-title":"IEEE","author":"Ni K.","year":"2018","unstructured":"K. Ni et al., \"In-memory computing primitive for sensor data fusion in 28 nm hkmg fefet technology,\" in 2018 IEEE International Electron Devices Meeting (IEDM). IEEE, 2018, pp. 16--1."},{"key":"e_1_3_2_1_41_1","first-page":"103","volume-title":"A methodology to improve linearity of analog rram for neuromorphic computing,\" in 2018 IEEE Symposium on VLSI Technology","author":"Wu W.","year":"2018","unstructured":"W. Wu et al., \"A methodology to improve linearity of analog rram for neuromorphic computing,\" in 2018 IEEE Symposium on VLSI Technology, 2018, pp. 103--104."},{"key":"e_1_3_2_1_42_1","first-page":"T66","volume-title":"IEEE","author":"Kim W.","year":"2019","unstructured":"W. Kim et al., \"Confined pcm-based analog synaptic devices offering low resistance-drift and 1000 programmable states for deep learning,\" in 2019 Symposium on VLSI Technology. IEEE, 2019, pp. T66--T67."}],"event":{"name":"ICCAD '24: 43rd IEEE\/ACM International Conference on Computer-Aided Design","location":"Newark Liberty International Airport Marriott New York NY USA","acronym":"ICCAD '24","sponsor":["SIGDA ACM Special Interest Group on Design Automation","IEEE CAS","IEEE CEDA","IEEE EDS"]},"container-title":["Proceedings of the 43rd IEEE\/ACM International Conference on Computer-Aided Design"],"original-title":[],"link":[{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/3676536.3676792","content-type":"unspecified","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/dl.acm.org\/doi\/pdf\/10.1145\/3676536.3676792","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,6,19]],"date-time":"2025-06-19T01:18:44Z","timestamp":1750295924000},"score":1,"resource":{"primary":{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/3676536.3676792"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2024,10,27]]},"references-count":42,"alternative-id":["10.1145\/3676536.3676792","10.1145\/3676536"],"URL":"https:\/\/doi.org\/10.1145\/3676536.3676792","relation":{},"subject":[],"published":{"date-parts":[[2024,10,27]]},"assertion":[{"value":"2025-04-09","order":3,"name":"published","label":"Published","group":{"name":"publication_history","label":"Publication History"}}]}}