{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,3,11]],"date-time":"2026-03-11T16:33:53Z","timestamp":1773246833021,"version":"3.50.1"},"publisher-location":"New York, NY, USA","reference-count":39,"publisher":"ACM","license":[{"start":{"date-parts":[[2024,10,27]],"date-time":"2024-10-27T00:00:00Z","timestamp":1729987200000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/www.acm.org\/publications\/policies\/copyright_policy#Background"}],"content-domain":{"domain":["dl.acm.org"],"crossmark-restriction":true},"short-container-title":[],"published-print":{"date-parts":[[2024,10,27]]},"DOI":"10.1145\/3676536.3676793","type":"proceedings-article","created":{"date-parts":[[2025,4,9]],"date-time":"2025-04-09T12:53:56Z","timestamp":1744203236000},"page":"1-9","update-policy":"https:\/\/doi.org\/10.1145\/crossmark-policy","source":"Crossref","is-referenced-by-count":3,"title":["UFO-MAC: A Unified Framework for Optimization of High-Performance Multipliers and Multiply-Accumulators"],"prefix":"10.1145","author":[{"ORCID":"https:\/\/orcid.org\/0009-0004-9346-6383","authenticated-orcid":false,"given":"Dongsheng","family":"Zuo","sequence":"first","affiliation":[{"name":"The Hong Kong University of Science and Technology (Guangzhou), Guangzhou, China"}]},{"ORCID":"https:\/\/orcid.org\/0009-0001-6935-6107","authenticated-orcid":false,"given":"Jiadong","family":"Zhu","sequence":"additional","affiliation":[{"name":"The Hong Kong University of Science and Technology (Guangzhou), Guangzhou, China"}]},{"ORCID":"https:\/\/orcid.org\/0009-0004-0838-7235","authenticated-orcid":false,"given":"Chenglin","family":"Li","sequence":"additional","affiliation":[{"name":"The Hong Kong University of Science and Technology (Guangzhou), Guangzhou, China"}]},{"ORCID":"https:\/\/orcid.org\/0000-0002-3612-4182","authenticated-orcid":false,"given":"Yuzhe","family":"Ma","sequence":"additional","affiliation":[{"name":"The Hong Kong University of Science and Technology (Guangzhou), Guangzhou, China"}]}],"member":"320","published-online":{"date-parts":[[2025,4,9]]},"reference":[{"key":"e_1_3_2_1_1_1","doi-asserted-by":"publisher","DOI":"10.1109\/PGEC.1964.263830"},{"key":"e_1_3_2_1_2_1","doi-asserted-by":"crossref","unstructured":"L. Dadda \"Some schemes for fast serial input multipliers \" in 1983 IEEE 6th Symposium on Computer Arithmetic (ARITH) 1983 pp. 52--59.","DOI":"10.1109\/ARITH.1983.6158074"},{"key":"e_1_3_2_1_3_1","first-page":"478","volume-title":"Reduced area multipliers,\" in Proceedings of International Conference on Application Specific Array Processors (ASAP '93)","author":"Bickerstaff K.","year":"1993","unstructured":"K. Bickerstaff, M. Schulte, and E. Swartzlander, \"Reduced area multipliers,\" in Proceedings of International Conference on Application Specific Array Processors (ASAP '93), 1993, pp. 478--489."},{"issue":"2","key":"e_1_3_2_1_4_1","first-page":"120","article-title":"M*n booth encoded multiplier generator using optimized Wallace trees","volume":"1","author":"Fadavi-Ardekani J.","year":"1993","unstructured":"J. Fadavi-Ardekani, \"M*n booth encoded multiplier generator using optimized Wallace trees,\" IEEE TVLSI, vol. 1, no. 2, pp. 120--125, June 1993.","journal-title":"IEEE TVLSI"},{"key":"e_1_3_2_1_5_1","first-page":"73","volume-title":"ISCAS","volume":"1","author":"Itoh N.","year":"2005","unstructured":"N. Itoh, Y. Tsukamoto, T. Shibagaki, K. Nii, H. Takata, and H. Makino, \"A 32\/spl times\/24-bit multiplier-accumulator with advanced rectangular styled wallace-tree structure,\" in Proc. ISCAS, 2005, pp. 73--76 Vol. 1."},{"key":"e_1_3_2_1_6_1","doi-asserted-by":"crossref","unstructured":"X.-V. Luu T.-T. Hoang T.-T. Bui and A.-V. Dinh-Duc \"A high-speed unsigned 32-bit multiplier based on booth-encoder and wallace-tree modifications \" in 2014 International Conference on Advanced Technologies for Communications (ATC 2014) 2014 pp. 739--744.","DOI":"10.1109\/ATC.2014.7043485"},{"key":"e_1_3_2_1_7_1","doi-asserted-by":"publisher","DOI":"10.1109\/12.485568"},{"key":"e_1_3_2_1_8_1","first-page":"42","volume-title":"Design strategies for optimal multiplier circuits,\" in Proceedings of the 12th Symposium on Computer Arithmetic","author":"Martel C.","year":"1995","unstructured":"C. Martel, V. Oklobdzija, R. Ravi, and P. Stelling, \"Design strategies for optimal multiplier circuits,\" in Proceedings of the 12th Symposium on Computer Arithmetic, 1995, pp. 42--49."},{"key":"e_1_3_2_1_9_1","doi-asserted-by":"publisher","DOI":"10.1109\/12.660163"},{"key":"e_1_3_2_1_10_1","first-page":"1256","article-title":"Improving synthesis of compressor trees on fpgas via integer linear programming,\" in 2008 Design","author":"Parandeh-Afshar H.","year":"2008","unstructured":"H. Parandeh-Afshar, P. Brisk, and P. Ienne, \"Improving synthesis of compressor trees on fpgas via integer linear programming,\" in 2008 Design, Automation and Test in Europe, 2008, pp. 1256--1261.","journal-title":"Automation and Test in Europe"},{"key":"e_1_3_2_1_11_1","first-page":"1","article-title":"Pipelined compressor tree optimization using integer linear programming","author":"Kumm M.","year":"2014","unstructured":"M. Kumm and P. Zipf, \"Pipelined compressor tree optimization using integer linear programming,\" in Proc. FPL, 2014, pp. 1--8.","journal-title":"Proc. FPL"},{"key":"e_1_3_2_1_12_1","first-page":"131","volume-title":"Resource optimal design of large multipliers for fpgas,\" in 2017 IEEE 24th Symposium on Computer Arithmetic (ARITH)","author":"Kumm M.","year":"2017","unstructured":"M. Kumm, J. Kappauf, M. Istoan, and P. Zipf, \"Resource optimal design of large multipliers for fpgas,\" in 2017 IEEE 24th Symposium on Computer Arithmetic (ARITH), 2017, pp. 131--138."},{"key":"e_1_3_2_1_13_1","doi-asserted-by":"publisher","DOI":"10.1109\/TC.2018.2795611"},{"key":"e_1_3_2_1_14_1","doi-asserted-by":"publisher","DOI":"10.1109\/TC.2023.3238128"},{"key":"e_1_3_2_1_15_1","first-page":"374","volume-title":"Automation and Test in Europe Conference and Exhibition (DATE)","author":"Xiao W.","year":"2021","unstructured":"W. Xiao, W. Qian, and W. Liu, \"Gomil: Global optimization of multiplier by integer linear programming,\" in 2021 Design, Automation and Test in Europe Conference and Exhibition (DATE), 2021, pp. 374--379."},{"key":"e_1_3_2_1_16_1","doi-asserted-by":"publisher","DOI":"10.1109\/TEC.1960.5219822"},{"key":"e_1_3_2_1_17_1","first-page":"22","article-title":"A parallel algorithm for the efficient solution of a general class of recurrence equations","author":"Kogge P. M.","unstructured":"P. M. Kogge and H. S. Stone, \"A parallel algorithm for the efficient solution of a general class of recurrence equations,\" IEEE Transactions on Computers, vol. C-22, no. 8, pp. 786--793, 1973.","journal-title":"IEEE Transactions on Computers"},{"key":"e_1_3_2_1_18_1","first-page":"31","article-title":"A regular layout for parallel adders","author":"Kung Brent","unstructured":"Brent and Kung, \"A regular layout for parallel adders,\" IEEE Transactions on Computers, vol. C-31, no. 3, pp. 260--264, 1982.","journal-title":"IEEE Transactions on Computers"},{"key":"e_1_3_2_1_19_1","doi-asserted-by":"publisher","DOI":"10.1109\/DAC.1990.114883"},{"key":"e_1_3_2_1_20_1","unstructured":"R. Zimmermann \"Non-heuristic optimization and synthesis of parallel-prefix adders \" in International Workshop on Logic and Architecture Synthesis 1996."},{"key":"e_1_3_2_1_21_1","first-page":"99","volume-title":"Algorithms and Networks. I-SPAN'02","author":"Lin Y.-C.","year":"2002","unstructured":"Y.-C. Lin and J.-W. Hsiao, \"A new approach to constructing optimal prefix circuits with small depth,\" in Proceedings International Symposium on Parallel Architectures, Algorithms and Networks. I-SPAN'02, 2002, pp. 99--104."},{"key":"e_1_3_2_1_22_1","first-page":"609","volume-title":"ASPDAC","author":"Liu J.","year":"2007","unstructured":"J. Liu, Y. Zhu, H. Zhu, C.-K. Cheng, and J. Lillis, \"Optimum prefix adders in a comprehensive area, timing and power design space,\" in Proc. ASPDAC, 2007, pp. 609--615."},{"key":"e_1_3_2_1_23_1","first-page":"1","volume-title":"DAC","author":"Roy S.","year":"2013","unstructured":"S. Roy, M. Choudhury, R. Puri, and D. Z. Pan, \"Towards optimal performance-area trade-off in adders by synthesis of parallel prefix structures,\" in Proc. DAC, 2013, pp. 1--8."},{"key":"e_1_3_2_1_24_1","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2014.2341926"},{"key":"e_1_3_2_1_25_1","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2015.2481794"},{"issue":"8","key":"e_1_3_2_1_26_1","first-page":"2657","article-title":"High-speed adder design space exploration via graph neural processes","volume":"41","author":"Geng H.","year":"2022","unstructured":"H. Geng, Y. Ma, Q. Xu, J. Miao, S. Roy, and B. Yu, \"High-speed adder design space exploration via graph neural processes,\" IEEE TCAD, vol. 41, no. 8, pp. 2657--2670, 2022.","journal-title":"IEEE TCAD"},{"issue":"12","key":"e_1_3_2_1_27_1","first-page":"2298","article-title":"Cross-layer optimization for high speed adders: A pareto driven machine learning approach","volume":"38","author":"Ma Y.","year":"2019","unstructured":"Y. Ma, S. Roy, J. Miao, J. Chen, and B. Yu, \"Cross-layer optimization for high speed adders: A pareto driven machine learning approach,\" IEEE TCAD, vol. 38, no. 12, pp. 2298--2311, 2019.","journal-title":"IEEE TCAD"},{"key":"e_1_3_2_1_28_1","doi-asserted-by":"publisher","DOI":"10.1109\/DAC18074.2021.9586094"},{"key":"e_1_3_2_1_29_1","first-page":"1","volume-title":"Rl-mul: Multiplier design optimization with deep reinforcement learning,\" in 2023 60th ACM\/IEEE Design Automation Conference (DAC)","author":"Zuo D.","year":"2023","unstructured":"D. Zuo, Y. Ouyang, and Y. Ma, \"Rl-mul: Multiplier design optimization with deep reinforcement learning,\" in 2023 60th ACM\/IEEE Design Automation Conference (DAC), 2023, pp. 1--6."},{"key":"e_1_3_2_1_30_1","first-page":"591","volume-title":"ASILOMAR '95","author":"Stelling P. F.","year":"1995","unstructured":"P. F. Stelling and V. Oklobdzija, \"Design strategies for the final adder in a parallel multiplier,\" in Proceedings of the 29th Asilomar Conference on Signals, Systems and Computers (2-Volume Set), ser. ASILOMAR '95. IEEE Computer Society, 1995, p. 591."},{"key":"e_1_3_2_1_31_1","doi-asserted-by":"publisher","DOI":"10.1109\/92.386228"},{"key":"e_1_3_2_1_32_1","doi-asserted-by":"publisher","DOI":"10.1145\/2348839.2348847"},{"key":"e_1_3_2_1_33_1","doi-asserted-by":"publisher","DOI":"10.1145\/1228784.1228886"},{"key":"e_1_3_2_1_34_1","first-page":"873","article-title":"Logical effort of carry propagate adders,\" in The Thrity-Seventh Asilomar Conference on Signals","volume":"1","author":"Harris D.","year":"2003","unstructured":"D. Harris and I. Sutherland, \"Logical effort of carry propagate adders,\" in The Thrity-Seventh Asilomar Conference on Signals, Systems and Computers, 2003, vol. 1, 2003, pp. 873--878 Vol.1.","journal-title":"Systems and Computers"},{"key":"e_1_3_2_1_35_1","doi-asserted-by":"publisher","DOI":"10.1016\/0196-6774(86)90003-9"},{"key":"e_1_3_2_1_36_1","unstructured":"Berkeley Logic Synthesis and Verification Group \"ABC: A System for Sequential Synthesis and Verification \" https:\/\/people.eecs.berkeley.edu\/~alanmi\/abc\/."},{"key":"e_1_3_2_1_37_1","unstructured":"Gurobi Optimization LLC \"GUROBI OPTIMIZER \" https:\/\/www.gurobi.com."},{"key":"e_1_3_2_1_38_1","unstructured":"Synopsys Inc. \"Design Compiler \" https:\/\/www.synopsys.com\/implementation-and-signoff\/rtl-synthesis-test\/dc-ultra.html."},{"key":"e_1_3_2_1_39_1","unstructured":"Nangate Inc. \"Open Cell Library v2008_10 SP1 \" 2008. [Online]. Available: http:\/\/www.nangate.com\/openlibrary\/"}],"event":{"name":"ICCAD '24: 43rd IEEE\/ACM International Conference on Computer-Aided Design","location":"Newark Liberty International Airport Marriott New York NY USA","acronym":"ICCAD '24","sponsor":["SIGDA ACM Special Interest Group on Design Automation","IEEE CAS","IEEE CEDA","IEEE EDS"]},"container-title":["Proceedings of the 43rd IEEE\/ACM International Conference on Computer-Aided Design"],"original-title":[],"link":[{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/3676536.3676793","content-type":"unspecified","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/dl.acm.org\/doi\/pdf\/10.1145\/3676536.3676793","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,6,19]],"date-time":"2025-06-19T01:18:44Z","timestamp":1750295924000},"score":1,"resource":{"primary":{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/3676536.3676793"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2024,10,27]]},"references-count":39,"alternative-id":["10.1145\/3676536.3676793","10.1145\/3676536"],"URL":"https:\/\/doi.org\/10.1145\/3676536.3676793","relation":{},"subject":[],"published":{"date-parts":[[2024,10,27]]},"assertion":[{"value":"2025-04-09","order":3,"name":"published","label":"Published","group":{"name":"publication_history","label":"Publication History"}}]}}