{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,1,1]],"date-time":"2026-01-01T10:11:35Z","timestamp":1767262295645,"version":"3.41.0"},"publisher-location":"New York, NY, USA","reference-count":49,"publisher":"ACM","license":[{"start":{"date-parts":[[2024,10,27]],"date-time":"2024-10-27T00:00:00Z","timestamp":1729987200000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/www.acm.org\/publications\/policies\/copyright_policy#Background"}],"content-domain":{"domain":["dl.acm.org"],"crossmark-restriction":true},"short-container-title":[],"published-print":{"date-parts":[[2024,10,27]]},"DOI":"10.1145\/3676536.3676807","type":"proceedings-article","created":{"date-parts":[[2025,4,9]],"date-time":"2025-04-09T13:21:20Z","timestamp":1744204880000},"page":"1-9","update-policy":"https:\/\/doi.org\/10.1145\/crossmark-policy","source":"Crossref","is-referenced-by-count":1,"title":["A Framework for Explainable, Comprehensive, and Customizable Memory-Centric Workloads"],"prefix":"10.1145","author":[{"ORCID":"https:\/\/orcid.org\/0009-0004-6246-8992","authenticated-orcid":false,"given":"Mohamed","family":"Abuelala","sequence":"first","affiliation":[{"name":"McMaster University, Hamilton, Ontario, Canada"}]},{"ORCID":"https:\/\/orcid.org\/0000-0001-5926-5861","authenticated-orcid":false,"given":"Mohamed","family":"Hassan","sequence":"additional","affiliation":[{"name":"McMaster University, Hamilton, Ontario, Canada"}]}],"member":"320","published-online":{"date-parts":[[2025,4,9]]},"reference":[{"key":"e_1_3_2_1_1_1","doi-asserted-by":"publisher","DOI":"10.1145\/3357526.3357574"},{"key":"e_1_3_2_1_2_1","doi-asserted-by":"publisher","DOI":"10.1145\/2749469.2750385"},{"key":"e_1_3_2_1_3_1","unstructured":"AMD. 2018. Zynq-7000 AP SoC and 7 Series Devices Memory Interface Solutions v4.1 UG586. https:\/\/www.xilinx.com\/support\/documents\/ip_documentation\/mig_7series\/v4_1\/ug586_7Series_MIS.pdf"},{"key":"e_1_3_2_1_4_1","unstructured":"JEDEC Solid State Technology Association et al. 2012. JEDEC Standard: DDR4 SDRAM. JESD79-4 Sep (2012)."},{"key":"e_1_3_2_1_5_1","doi-asserted-by":"publisher","DOI":"10.1145\/1454115.1454128"},{"key":"e_1_3_2_1_6_1","doi-asserted-by":"publisher","DOI":"10.1145\/2896377.2901453"},{"key":"e_1_3_2_1_7_1","volume-title":"International Conference on High Performance Computing. Springer, 489--507","author":"Deakin Tom","year":"2016","unstructured":"Tom Deakin, James Price, Matt Martineau, and Simon McIntosh-Smith. 2016. GPU-STREAM v2. 0: Benchmarking the achievable memory bandwidth of many-core processors across diverse parallel programming models. In International Conference on High Performance Computing. Springer, 489--507."},{"key":"e_1_3_2_1_8_1","volume-title":"Automation & Test in Europe Conference & Exhibition (DATE). IEEE, 364--369","author":"Feldmann Johannes","year":"2020","unstructured":"Johannes Feldmann, Kira Kraft, Lukas Steiner, Norbert Wehn, and Matthias Jung. 2020. Fast and accurate DRAM simulation: Can we further accelerate it?. In 2020 Design, Automation & Test in Europe Conference & Exhibition (DATE). IEEE, 364--369."},{"key":"e_1_3_2_1_9_1","doi-asserted-by":"publisher","DOI":"10.1109\/ISPASS.2016.7482101"},{"key":"e_1_3_2_1_10_1","doi-asserted-by":"publisher","DOI":"10.1145\/3158208"},{"key":"e_1_3_2_1_11_1","first-page":"1050","article-title":"MCXplore: Automating the validation process of DRAM memory controller designs","volume":"37","author":"Hassan Mohamed","year":"2017","unstructured":"Mohamed Hassan and Hiren Patel. 2017. MCXplore: Automating the validation process of DRAM memory controller designs. IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems 37, 5 (2017), 1050--1063.","journal-title":"IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems"},{"key":"e_1_3_2_1_12_1","doi-asserted-by":"crossref","unstructured":"Christian Helm Soramichi Akiyama and Kenjiro Taura. 2020. Reliable Reverse Engineering of Intel DRAM Addressing Using Performance Counters. In 2020 28th International Symposium on Modeling Analysis and Simulation of Computer and Telecommunication Systems (MASCOTS). IEEE 1--8.","DOI":"10.1109\/MASCOTS50786.2020.9285962"},{"key":"e_1_3_2_1_13_1","doi-asserted-by":"publisher","DOI":"10.1145\/1186736.1186737"},{"key":"e_1_3_2_1_14_1","unstructured":"Intel. 2024. EMIF Traffic Generator 2.0. https:\/\/community.intel.com\/t5\/FPGA-Wiki\/Traffic-Generator-2-0\/ta-p\/735557"},{"key":"e_1_3_2_1_15_1","unstructured":"JEDEC. 2020. High Bandwidth Memory DRAM (HBM1 HBM2)."},{"key":"e_1_3_2_1_16_1","unstructured":"DDR3 SDRAM JEDEC. 2008. JEDEC JESD79-3B."},{"key":"e_1_3_2_1_17_1","doi-asserted-by":"publisher","DOI":"10.2197\/ipsjtsldm.8.63"},{"key":"e_1_3_2_1_18_1","doi-asserted-by":"publisher","DOI":"10.1109\/HCS52781.2021.9567191"},{"key":"e_1_3_2_1_19_1","doi-asserted-by":"publisher","DOI":"10.1109\/LCA.2015.2414456"},{"key":"e_1_3_2_1_20_1","volume-title":"Spatter: A benchmark suite for evaluating sparse access patterns. arXiv preprint arXiv:1811.03743","author":"Lavin Patrick","year":"2018","unstructured":"Patrick Lavin, Jason Riedy, Rich Vuduc, and Jeffrey Young. 2018. Spatter: A benchmark suite for evaluating sparse access patterns. arXiv preprint arXiv:1811.03743 (2018)."},{"key":"e_1_3_2_1_21_1","doi-asserted-by":"publisher","DOI":"10.1109\/HPCA.2015.7056057"},{"key":"e_1_3_2_1_22_1","volume-title":"2013 IEEE 19th International Symposium on High Performance Computer Architecture (HPCA). IEEE, 615--626","author":"Lee Donghyuk","year":"2013","unstructured":"Donghyuk Lee, Yoongu Kim, Vivek Seshadri, Jamie Liu, Lavanya Subramanian, and Onur Mutlu. 2013. Tiered-latency DRAM: A low latency and low cost DRAM architecture. In 2013 IEEE 19th International Symposium on High Performance Computer Architecture (HPCA). IEEE, 615--626."},{"key":"e_1_3_2_1_23_1","doi-asserted-by":"publisher","DOI":"10.1109\/LCA.2020.2973991"},{"key":"e_1_3_2_1_24_1","doi-asserted-by":"publisher","DOI":"10.1145\/2366231.2337161"},{"key":"e_1_3_2_1_25_1","doi-asserted-by":"publisher","DOI":"10.1145\/1188455.1188677"},{"key":"e_1_3_2_1_26_1","unstructured":"John D McCalpin et al. 1995. Memory bandwidth and machine balance in current high performance computers. IEEE computer society technical committee on computer architecture (TCCA) newsletter 2 19--25 (1995)."},{"key":"e_1_3_2_1_27_1","unstructured":"Larry W McVoy Carl Staelin et al. 1996. lmbench: Portable Tools for Performance Analysis.. In USENIX annual technical conference. San Diego CA USA 279--294."},{"key":"e_1_3_2_1_28_1","unstructured":"Micron. 2014. 4Gb: x16 DDR4 SDRAM - Micron Technology."},{"key":"e_1_3_2_1_29_1","volume-title":"MCsim: An Extensible DRAM Memory Controller Simulator","author":"Mirosanlou Reza","year":"2020","unstructured":"Reza Mirosanlou, Danlu Guo, Mohamed Hassan, and Rodolfo Pellizzoni. 2020. MCsim: An Extensible DRAM Memory Controller Simulator. IEEE Computer Architecture Letters (CAL) (2020), 1--4."},{"key":"e_1_3_2_1_30_1","volume-title":"DuoMC: Tight DRAM Latency Bounds with Shared Banks and Near-COTS Performance. In ACM International Symposium on Memory Systems (MEMSYS). 1--14","author":"Mirosanlou Reza","year":"2021","unstructured":"Reza Mirosanlou, Mohamed Hassan, and Rodolfo Pellizzoni. 2021. DuoMC: Tight DRAM Latency Bounds with Shared Banks and Near-COTS Performance. In ACM International Symposium on Memory Systems (MEMSYS). 1--14."},{"key":"e_1_3_2_1_31_1","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2019.2915318"},{"key":"e_1_3_2_1_32_1","doi-asserted-by":"publisher","DOI":"10.1109\/MICRO.2007.21"},{"key":"e_1_3_2_1_33_1","volume-title":"Research problems and opportunities in memory systems. Supercomputing frontiers and innovations 1, 3","author":"Mutlu Onur","year":"2014","unstructured":"Onur Mutlu and Lavanya Subramanian. 2014. Research problems and opportunities in memory systems. Supercomputing frontiers and innovations 1, 3 (2014), 19--55."},{"key":"e_1_3_2_1_34_1","doi-asserted-by":"publisher","DOI":"10.1145\/2451116.2451137"},{"key":"e_1_3_2_1_35_1","doi-asserted-by":"publisher","DOI":"10.1109\/HOTCHIPS.2011.7477494"},{"volume-title":"25th {USENIX} security symposium ({USENIX} security 16). 565--581.","author":"Pessl Peter","key":"e_1_3_2_1_36_1","unstructured":"Peter Pessl, Daniel Gruss, Cl\u00e9mentine Maurice, Michael Schwarz, and Stefan Mangard. 2016. {DRAMA}: Exploiting {DRAM} addressing for cross-cpu attacks. In 25th {USENIX} security symposium ({USENIX} security 16). 565--581."},{"volume-title":"25th USENIX security symposium (USENIX security 16). 565--581.","author":"Pessl Peter","key":"e_1_3_2_1_37_1","unstructured":"Peter Pessl, Daniel Gruss, Cl\u00e9mentine Maurice, Michael Schwarz, and Stefan Mangard. 2016. {DRAMA}: Exploiting {DRAM} Addressing for {Cross-CPU} Attacks. In 25th USENIX security symposium (USENIX security 16). 565--581."},{"key":"e_1_3_2_1_38_1","doi-asserted-by":"publisher","DOI":"10.1145\/342001.339668"},{"key":"e_1_3_2_1_39_1","doi-asserted-by":"publisher","DOI":"10.1109\/L-CA.2011.4"},{"key":"e_1_3_2_1_40_1","doi-asserted-by":"publisher","DOI":"10.1109\/ISPASS.2016.7482078"},{"key":"e_1_3_2_1_41_1","doi-asserted-by":"publisher","DOI":"10.1145\/3316781.3317867"},{"key":"e_1_3_2_1_42_1","volume-title":"High bandwidth memory (hbm) dram. Jesd235","author":"Standard JEDEC","year":"2013","unstructured":"JEDEC Standard. 2013. High bandwidth memory (hbm) dram. Jesd235 (2013)."},{"key":"e_1_3_2_1_43_1","doi-asserted-by":"publisher","DOI":"10.1109\/SC.2005.13"},{"key":"e_1_3_2_1_44_1","unstructured":"Synopsys. 2022. Platform Architect Datasheet. https:\/\/www.synopsys.com\/cgibin\/proto\/pdfdla\/docsdl\/platform_architect_ds.pdf?file=platform_architect_ds.pdf"},{"key":"e_1_3_2_1_45_1","doi-asserted-by":"publisher","DOI":"10.1109\/RTAS.2016.7461361"},{"key":"e_1_3_2_1_46_1","doi-asserted-by":"publisher","DOI":"10.1109\/DAC18072.2020.9218599"},{"key":"e_1_3_2_1_47_1","doi-asserted-by":"publisher","DOI":"10.1145\/1669112.1669119"},{"key":"e_1_3_2_1_48_1","doi-asserted-by":"publisher","DOI":"10.1109\/RTAS.2014.6925999"},{"key":"e_1_3_2_1_49_1","doi-asserted-by":"publisher","DOI":"10.1109\/ECRTS.2015.24"}],"event":{"name":"ICCAD '24: 43rd IEEE\/ACM International Conference on Computer-Aided Design","sponsor":["SIGDA ACM Special Interest Group on Design Automation","IEEE CAS","IEEE CEDA","IEEE EDS"],"location":"Newark Liberty International Airport Marriott New York NY USA","acronym":"ICCAD '24"},"container-title":["Proceedings of the 43rd IEEE\/ACM International Conference on Computer-Aided Design"],"original-title":[],"link":[{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/3676536.3676807","content-type":"unspecified","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/dl.acm.org\/doi\/pdf\/10.1145\/3676536.3676807","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,6,19]],"date-time":"2025-06-19T01:18:44Z","timestamp":1750295924000},"score":1,"resource":{"primary":{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/3676536.3676807"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2024,10,27]]},"references-count":49,"alternative-id":["10.1145\/3676536.3676807","10.1145\/3676536"],"URL":"https:\/\/doi.org\/10.1145\/3676536.3676807","relation":{},"subject":[],"published":{"date-parts":[[2024,10,27]]},"assertion":[{"value":"2025-04-09","order":3,"name":"published","label":"Published","group":{"name":"publication_history","label":"Publication History"}}]}}