{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,4,11]],"date-time":"2026-04-11T00:42:01Z","timestamp":1775868121607,"version":"3.50.1"},"publisher-location":"New York, NY, USA","reference-count":16,"publisher":"ACM","license":[{"start":{"date-parts":[[2024,10,27]],"date-time":"2024-10-27T00:00:00Z","timestamp":1729987200000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/www.acm.org\/publications\/policies\/copyright_policy#Background"}],"content-domain":{"domain":["dl.acm.org"],"crossmark-restriction":true},"short-container-title":[],"published-print":{"date-parts":[[2024,10,27]]},"DOI":"10.1145\/3676536.3676810","type":"proceedings-article","created":{"date-parts":[[2025,4,9]],"date-time":"2025-04-09T13:21:20Z","timestamp":1744204880000},"page":"1-9","update-policy":"https:\/\/doi.org\/10.1145\/crossmark-policy","source":"Crossref","is-referenced-by-count":1,"title":["Multi-Tier 3D SRAM Module Design: Targeting Bit-Line and Word-Line Folding"],"prefix":"10.1145","author":[{"ORCID":"https:\/\/orcid.org\/0009-0002-6700-1676","authenticated-orcid":false,"given":"Aditya Sridharan","family":"Iyer","sequence":"first","affiliation":[{"name":"Georgia Institute of Technology, Atlanta, Georgia, United States"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"ORCID":"https:\/\/orcid.org\/0000-0002-5582-3579","authenticated-orcid":false,"given":"Daehyun","family":"Kim","sequence":"additional","affiliation":[{"name":"Georgia Institute of Technology, Atlanta, Georgia, USA"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"ORCID":"https:\/\/orcid.org\/0000-0002-8894-3390","authenticated-orcid":false,"given":"Saibal","family":"Mukhopadhyay","sequence":"additional","affiliation":[{"name":"Georgia Institute of Technology, Atlanta, Georgia, USA"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"ORCID":"https:\/\/orcid.org\/0000-0002-2267-5282","authenticated-orcid":false,"given":"Sung Kyu","family":"Lim","sequence":"additional","affiliation":[{"name":"Georgia Institute of Technology, Atlanta, Georgia, USA"}],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"320","published-online":{"date-parts":[[2025,4,9]]},"reference":[{"key":"e_1_3_2_1_1_1","doi-asserted-by":"publisher","DOI":"10.1109\/TC.2009.92"},{"key":"e_1_3_2_1_2_1","first-page":"1","volume-title":"High density sram bitcell architecture in 3d sequential coolcube\u2122 14nm technology,\" in 2016 IEEE SOI-3D-Subthreshold Microelectronics Technology Unified Conference (S3S)","author":"Brocard M.","year":"2016","unstructured":"M. Brocard, R. Boumchedda, J. P. Noel, K. C. Akyel, B. Giraud, E. Beigne, D. Turgis, S. Thuries, G. Berhault, and O. Billoint, \"High density sram bitcell architecture in 3d sequential coolcube\u2122 14nm technology,\" in 2016 IEEE SOI-3D-Subthreshold Microelectronics Technology Unified Conference (S3S), pp. 1--3, 2016."},{"key":"e_1_3_2_1_3_1","doi-asserted-by":"publisher","DOI":"10.1109\/TCSI.2016.2565641"},{"key":"e_1_3_2_1_4_1","first-page":"428","volume-title":"3d v-cache: the implementation of a hybrid-bonded 64mb stacked cache for a 7nm x86-64 cpu,\" in 2022 IEEE International Solid-State Circuits Conference (ISSCC)","author":"Wuu J.","year":"2022","unstructured":"J. Wuu, Agarwal, et al., \"3d v-cache: the implementation of a hybrid-bonded 64mb stacked cache for a 7nm x86-64 cpu,\" in 2022 IEEE International Solid-State Circuits Conference (ISSCC), vol. 65, pp. 428--429, 2022."},{"key":"e_1_3_2_1_5_1","first-page":"165","volume-title":"ISPD '15","author":"Bhanushali K.","unstructured":"K. Bhanushali et al., \"Freepdk15: An open-source predictive process design kit for 15nm finfet technology,\" in Proceedings of the 2015 Symposium on International Symposium on Physical Design, ISPD '15, (New York, NY, USA), p. 165--170, Association for Computing Machinery, 2015."},{"key":"e_1_3_2_1_6_1","volume-title":"Open cell library in 15nm freepdk technology,\" 04","author":"Martins M.","year":"2015","unstructured":"M. Martins, J. M. Matos, R. Ribas, A. Reis, G. Schlinker, L. Rech, and J. Michelsen, \"Open cell library in 15nm freepdk technology,\" 04 2015."},{"key":"e_1_3_2_1_7_1","doi-asserted-by":"publisher","DOI":"10.1109\/TDMR.2018.2866800"},{"key":"e_1_3_2_1_8_1","first-page":"15.2.1","volume-title":"3d-optimized sram macro design and application to memory-on-logic 3d-ic at advanced nodes,\" in 2020 IEEE International Electron Devices Meeting (IEDM)","author":"Chen R.","year":"2020","unstructured":"R. Chen, P. Weckx, S. M. Salahuddin, S.-W. Kim, G. Sisto, G. Van der Plas, M. Stucchi, R. Baert, P. Debacker, M. Na, J. Ryckaert, D. Milojevic, and E. Beyne, \"3d-optimized sram macro design and application to memory-on-logic 3d-ic at advanced nodes,\" in 2020 IEEE International Electron Devices Meeting (IEDM), pp. 15.2.1--15.2.4, 2020."},{"key":"e_1_3_2_1_9_1","doi-asserted-by":"crossref","unstructured":"Y.-H. Chen W.-M. Chan W.-C. Wu H.-J. Liao K.-H. Pan J.-J. Liaw T.-H. Chung Q. Li G. H. Chang C.-Y. Lin M.-C. Chiang S.-Y. Wu S. Natarajan and J. Chang \"13.5 a 16nm 128mb sram in high-k metal-gate finfet technology with write-assist circuitry for low-vmin applications \" in 2014 IEEE International Solid-State Circuits Conference Digest of Technical Papers (ISSCC) pp. 238--239 2014.","DOI":"10.1109\/ISSCC.2014.6757416"},{"issue":"12","key":"e_1_3_2_1_10_1","first-page":"878","article-title":"Variability analysis of sense amplifier for finfet subthreshold sram applications","volume":"59","author":"Fan M.-L.","year":"2012","unstructured":"M.-L. Fan, Hu, et al., \"Variability analysis of sense amplifier for finfet subthreshold sram applications,\" IEEE Transactions on Circuits and Systems II: Express Briefs, vol. 59, no. 12, pp. 878--882, 2012.","journal-title":"IEEE Transactions on Circuits and Systems II: Express Briefs"},{"key":"e_1_3_2_1_11_1","first-page":"1","volume-title":"Monolithic 3d ic vs. tsv-based 3d ic in 14nm finfet technology,\" in 2016 IEEE SOI-3D-Subthreshold Microelectronics Technology Unified Conference (S3S)","author":"Samal S. K.","year":"2016","unstructured":"S. K. Samal et al., \"Monolithic 3d ic vs. tsv-based 3d ic in 14nm finfet technology,\" in 2016 IEEE SOI-3D-Subthreshold Microelectronics Technology Unified Conference (S3S), pp. 1--2, 2016."},{"key":"e_1_3_2_1_12_1","doi-asserted-by":"publisher","DOI":"10.1109\/TED.2007.891300"},{"key":"e_1_3_2_1_13_1","doi-asserted-by":"publisher","DOI":"10.1109\/LED.2021.3074627"},{"key":"e_1_3_2_1_14_1","doi-asserted-by":"publisher","DOI":"10.1109\/TED.2023.3338601"},{"key":"e_1_3_2_1_15_1","volume-title":"3dvlsi with coolcube process: An alternative path to scaling,\" in 2015 Symposium on VLSI Technology (VLSI Technology)","author":"Batude P.","year":"2015","unstructured":"P. Batude, C. Fenouillet-Beranger, L. Pasini, V. Lu, F. Deprat, L. Brunet, B. Sklenard, F. Piegas-Luce, M. Cass\u00e9, B. Mathieu, O. Billoint, G. Cibrario, O. Turkyilmaz, H. Sarhan, S. Thuries, L. Hutin, S. Sollier, J. Widiez, L. Hortemel, C. Tabone, M.-P. Samson, B. Previtali, N. Rambal, F. Ponthenier, J. Mazurier, R. Beneyton, M. Bidaud, E. Josse, E. Petitprez, O. Rozeau, M. Rivoire, C. Euvard-Colnat, A. Seignard, F. Fournel, L. Benaissa, P. Coudrain, P. Leduc, J.-M. Hartmann, P. Besson, S. Kerdiles, C. Bout, F. Nemouchi, A. Royer, C. Agraffeil, G. Ghibaudo, T. Signamarcheix, M. Haond, F. Clermidy, O. Faynot, and M. Vinet, \"3dvlsi with coolcube process: An alternative path to scaling,\" in 2015 Symposium on VLSI Technology (VLSI Technology), pp. T48--T49, 2015."},{"key":"e_1_3_2_1_16_1","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2017.2787562"}],"event":{"name":"ICCAD '24: 43rd IEEE\/ACM International Conference on Computer-Aided Design","location":"Newark Liberty International Airport Marriott New York NY USA","acronym":"ICCAD '24","sponsor":["SIGDA ACM Special Interest Group on Design Automation","IEEE CAS","IEEE CEDA","IEEE EDS"]},"container-title":["Proceedings of the 43rd IEEE\/ACM International Conference on Computer-Aided Design"],"original-title":[],"link":[{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/3676536.3676810","content-type":"unspecified","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/dl.acm.org\/doi\/pdf\/10.1145\/3676536.3676810","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,6,19]],"date-time":"2025-06-19T01:18:44Z","timestamp":1750295924000},"score":1,"resource":{"primary":{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/3676536.3676810"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2024,10,27]]},"references-count":16,"alternative-id":["10.1145\/3676536.3676810","10.1145\/3676536"],"URL":"https:\/\/doi.org\/10.1145\/3676536.3676810","relation":{},"subject":[],"published":{"date-parts":[[2024,10,27]]},"assertion":[{"value":"2025-04-09","order":3,"name":"published","label":"Published","group":{"name":"publication_history","label":"Publication History"}}]}}