{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,1,2]],"date-time":"2026-01-02T07:32:24Z","timestamp":1767339144819,"version":"3.41.0"},"publisher-location":"New York, NY, USA","reference-count":46,"publisher":"ACM","license":[{"start":{"date-parts":[[2024,10,27]],"date-time":"2024-10-27T00:00:00Z","timestamp":1729987200000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/www.acm.org\/publications\/policies\/copyright_policy#Background"}],"content-domain":{"domain":["dl.acm.org"],"crossmark-restriction":true},"short-container-title":[],"published-print":{"date-parts":[[2024,10,27]]},"DOI":"10.1145\/3676536.3676814","type":"proceedings-article","created":{"date-parts":[[2025,4,9]],"date-time":"2025-04-09T13:21:20Z","timestamp":1744204880000},"page":"1-9","update-policy":"https:\/\/doi.org\/10.1145\/crossmark-policy","source":"Crossref","is-referenced-by-count":3,"title":["FloorSet - a VLSI Floorplanning Dataset with Design Constraints of Real-World SOCs."],"prefix":"10.1145","author":[{"ORCID":"https:\/\/orcid.org\/0000-0003-3061-9392","authenticated-orcid":false,"given":"Uday","family":"Mallappa","sequence":"first","affiliation":[{"name":"Intel Labs, Santa Clara, California, United States"}]},{"ORCID":"https:\/\/orcid.org\/0000-0003-1737-0182","authenticated-orcid":false,"given":"Hesham","family":"Mostafa","sequence":"additional","affiliation":[{"name":"Intel Labs, Santa Clara, California, USA"}]},{"ORCID":"https:\/\/orcid.org\/0000-0003-3526-0155","authenticated-orcid":false,"given":"Mikhail","family":"Galkin","sequence":"additional","affiliation":[{"name":"Intel Labs, Santa Clara, California, USA"}]},{"ORCID":"https:\/\/orcid.org\/0009-0001-2753-1747","authenticated-orcid":false,"given":"Mariano","family":"Phielipp","sequence":"additional","affiliation":[{"name":"Intel Labs, Santa Clara, California, USA"}]},{"ORCID":"https:\/\/orcid.org\/0009-0005-4873-4729","authenticated-orcid":false,"given":"Somdeb","family":"Majumdar","sequence":"additional","affiliation":[{"name":"Intel Labs, Santa Clara, California, USA"}]}],"member":"320","published-online":{"date-parts":[[2025,4,9]]},"reference":[{"key":"e_1_3_2_1_1_1","volume-title":"ICCD","author":"Adya S.N.","year":"2001","unstructured":"S.N. Adya and I.L. Markov. 2001. Fixed-outline floorplanning through better local search. In ICCD 2001, 328--334."},{"key":"e_1_3_2_1_2_1","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2003.817546"},{"key":"e_1_3_2_1_3_1","doi-asserted-by":"publisher","DOI":"10.1145\/3400302.3415690"},{"key":"e_1_3_2_1_4_1","doi-asserted-by":"publisher","DOI":"10.1145\/3534678.3539220"},{"key":"e_1_3_2_1_5_1","doi-asserted-by":"publisher","DOI":"10.1109\/MLCAD58807.2023.10299874"},{"key":"e_1_3_2_1_6_1","unstructured":"Bookshelf. (). http:\/\/vlsicad.eecs.umich.edu\/BK\/overview.htm."},{"key":"e_1_3_2_1_7_1","doi-asserted-by":"publisher","DOI":"10.1145\/2717764.2723572"},{"key":"e_1_3_2_1_8_1","unstructured":"Yu Cao. Machine learning in computational lithography. (2019). https:\/\/www.ebeam.org\/docs\/SPIE2019-yu-cao.pdf."},{"key":"e_1_3_2_1_9_1","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2006.870076"},{"key":"e_1_3_2_1_10_1","volume-title":"Article 52","author":"Cheng Chung-Kuan","year":"2023","unstructured":"Chung-Kuan Cheng, Chester Holtz, Andrew B. Kahng, Bill Lin, and Uday Mallappa. 2023. Dagsizer: a directed graph convolutional network approach to discrete gate sizing of vlsi graphs. ACM TODAES, 28, 4, Article 52, (May 2023), 31 pages."},{"key":"e_1_3_2_1_11_1","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2021.3093015"},{"key":"e_1_3_2_1_12_1","doi-asserted-by":"crossref","unstructured":"Vidya A. Chhabria Andrew B. Kahng Minsoo Kim Uday Mallappa Sachin S. Sapatnekar and Bangqi Xu. 2020. Template-based pdn synthesis in floorplan and placement using classifier and cnn techniques. In ASP-DAC 44--49.","DOI":"10.1109\/ASP-DAC47756.2020.9045303"},{"key":"e_1_3_2_1_13_1","doi-asserted-by":"publisher","DOI":"10.1109\/ICCAD.2017.8203870"},{"key":"e_1_3_2_1_14_1","doi-asserted-by":"publisher","DOI":"10.1016\/j.procs.2021.10.065"},{"key":"e_1_3_2_1_15_1","unstructured":"Gsrc. (). http:\/\/vlsicad.eecs.umich.edu\/BK\/GSRCbench."},{"key":"e_1_3_2_1_16_1","volume-title":"Ebrahim Songhori, Terence Tam, and Azalia Mirhoseini.","author":"Guadarrama Sergio","year":"2021","unstructured":"Sergio Guadarrama, Summer Yue, Toby Boyd, Joe Wenjie Jiang, Ebrahim Songhori, Terence Tam, and Azalia Mirhoseini. 2021. Circuit Training: an open-source framework for generating chip floor plans with distributed deep reinforcement learning. [Online; accessed 21-December-2021]. (2021). https:\/\/github.com\/google_research\/circuit_training."},{"key":"e_1_3_2_1_17_1","doi-asserted-by":"publisher","DOI":"10.1145\/3489517.3530597"},{"key":"e_1_3_2_1_18_1","doi-asserted-by":"publisher","DOI":"10.1145\/1837274.1837421"},{"key":"e_1_3_2_1_19_1","doi-asserted-by":"publisher","DOI":"10.1109\/ISCAS.2018.8351885"},{"key":"e_1_3_2_1_20_1","volume-title":"Vydyanathan","author":"Han Seung-Soo","year":"2014","unstructured":"Seung-Soo Han, Andrew B. Kahng, Siddhartha Nath, and Ashok S. Vydyanathan. 2014. A deep learning methodology to proliferate golden signoff timing. In DATE'14, 1--6."},{"volume-title":"2020 IEEE 38th International Conference on Computer Design (ICCD), 324--331","author":"He Zhuolun","key":"e_1_3_2_1_21_1","unstructured":"Zhuolun He, Yuzhe Ma, Lu Zhang, Peiyu Liao, Ngai Wong, Bei Yu, and Martin D.F. Wong. 2020. Learn to floorplan through acquisition of effective local search heuristics. In 2020 IEEE 38th International Conference on Computer Design (ICCD), 324--331."},{"key":"e_1_3_2_1_22_1","unstructured":"Ispd-ibm. (). http:\/\/vlsicad.eecs.umich.edu\/BK\/ISPD02bench\/#The_Benchmarks."},{"key":"e_1_3_2_1_23_1","unstructured":"Iwls 2005. (). https:\/\/iwls.org\/iwls2005\/benchmarks.html."},{"key":"e_1_3_2_1_24_1","doi-asserted-by":"publisher","DOI":"10.1109\/MDAT.2022.3161593"},{"key":"e_1_3_2_1_25_1","doi-asserted-by":"publisher","DOI":"10.23919\/DATE.2019.8715102"},{"key":"e_1_3_2_1_26_1","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2022.3209530"},{"volume-title":"2020 ACM\/IEEE 2nd Workshop on Machine Learning for CAD (MLCAD), 163--168","author":"Kwon Jihye","key":"e_1_3_2_1_27_1","unstructured":"Jihye Kwon and Luca P. Carloni. 2020. Transfer learning for design-space exploration with high-level synthesis. In 2020 ACM\/IEEE 2nd Workshop on Machine Learning for CAD (MLCAD), 163--168."},{"key":"e_1_3_2_1_28_1","volume-title":"ChiPFormer: transferable chip placement via offline decision transformer. In (Proceedings of Machine Learning Research)","author":"Lai Yao","year":"2023","unstructured":"Yao Lai, Jinxin Liu, Zhentao Tang, Bin Wang, Jianye Hao, and Ping Luo. 2023. ChiPFormer: transferable chip placement via offline decision transformer. In (Proceedings of Machine Learning Research). Vol. 202. PMLR, (July 2023), 18346--18364."},{"key":"e_1_3_2_1_29_1","unstructured":"Yao Lai Yao Mu and Ping Luo. 2022. Maskplace: fast chip placement via reinforced visual representation learning. (2022). arXiv: 2211.13382 [cs.CV]."},{"key":"e_1_3_2_1_30_1","doi-asserted-by":"publisher","DOI":"10.1145\/3372780.3375560"},{"key":"e_1_3_2_1_31_1","volume-title":"A deep reinforcement learning approach for global routing. (2019). arXiv","author":"Liao Haiguang","year":"1906","unstructured":"Haiguang Liao, Wentai Zhang, Xuliang Dong, Barnabas Poczos, Kenji Shimada, and Levent Burak Kara. 2019. A deep reinforcement learning approach for global routing. (2019). arXiv: 1906.08809 [cs.LG]."},{"key":"e_1_3_2_1_32_1","doi-asserted-by":"publisher","DOI":"10.1016\/j.eswa.2023.120056"},{"key":"e_1_3_2_1_33_1","unstructured":"Mingjie Liu et al. 2024. Chipnemo: domain-adapted llms for chip design. (2024). arXiv: 2311.00176 [cs.CL]."},{"key":"e_1_3_2_1_34_1","article-title":"Graphplanner: floorplanning with graph neural network","volume":"28","author":"Liu Yiting","year":"2022","unstructured":"Yiting Liu, Ziyi Ju, Zhengming Li, Mingzhi Dong, Hai Zhou, Jia Wang, Fan Yang, Xuan Zeng, and Li Shang. 2022. Graphplanner: floorplanning with graph neural network. ACM Trans. Des. Autom. Electron. Syst., 28, 2, Article 21, (Dec. 2022), 24 pages.","journal-title":"ACM Trans. Des. Autom. Electron. Syst."},{"key":"e_1_3_2_1_35_1","doi-asserted-by":"publisher","DOI":"10.1109\/ICCAD45719.2019.8942063"},{"key":"e_1_3_2_1_36_1","volume-title":"DAC '21","author":"Lu Yi-Chen","year":"2021","unstructured":"Yi-Chen Lu, Siddhartha Nath, Vishal Khandelwal, and Sung Kyu Lim. 2021. Rlsizer: vlsi gate sizing for timing optimization using deep reinforcement learning. In DAC '21, 733--738."},{"key":"e_1_3_2_1_37_1","doi-asserted-by":"publisher","DOI":"10.1145\/3177540.3177562"},{"key":"e_1_3_2_1_38_1","unstructured":"Mcnc. (). http:\/\/vlsicad.eecs.umich.edu\/BK\/MCNCbench."},{"key":"e_1_3_2_1_39_1","doi-asserted-by":"publisher","DOI":"10.1109\/ICCAD45719.2019.8942145"},{"key":"e_1_3_2_1_40_1","unstructured":"Opencores. (). https:\/\/opencores.org."},{"key":"e_1_3_2_1_41_1","doi-asserted-by":"publisher","DOI":"10.1145\/2160916.2160950"},{"key":"e_1_3_2_1_42_1","volume-title":"Closing the virtuous cycle of ai for ic and ic for ai","author":"Pan David Z.","year":"2021","unstructured":"David Z. Pan. Closing the virtuous cycle of ai for ic and ic for ai. The Council on Electronic Design Automation (CEDA), IEEE, (2021). https:\/\/ieee-ceda.org\/presentation\/webinar\/closing-virtuous-cycle-ai-ic-and-ic-ai."},{"key":"e_1_3_2_1_43_1","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2021.3124762"},{"key":"e_1_3_2_1_44_1","doi-asserted-by":"publisher","DOI":"10.1145\/3495531"},{"key":"e_1_3_2_1_45_1","article-title":"Goodfloorplan: graph convolutional network and reinforcement learning-based floorplanning","volume":"41","author":"Xu Qi","year":"2022","unstructured":"Qi Xu, Hao Geng, Song Chen, Bo Yuan, Cheng Zhuo, Yi Kang, and Xiaoqing Wen. 2022. Goodfloorplan: graph convolutional network and reinforcement learning-based floorplanning. Trans. Comp.-Aided Des. Integ. Cir. Sys., 41, 10, (Oct. 2022), 3492--3502.","journal-title":"Trans. Comp.-Aided Des. Integ. Cir. Sys."},{"key":"e_1_3_2_1_46_1","doi-asserted-by":"publisher","DOI":"10.1609\/aaai.v35i1.16155"}],"event":{"name":"ICCAD '24: 43rd IEEE\/ACM International Conference on Computer-Aided Design","sponsor":["SIGDA ACM Special Interest Group on Design Automation","IEEE CAS","IEEE CEDA","IEEE EDS"],"location":"Newark Liberty International Airport Marriott New York NY USA","acronym":"ICCAD '24"},"container-title":["Proceedings of the 43rd IEEE\/ACM International Conference on Computer-Aided Design"],"original-title":[],"link":[{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/3676536.3676814","content-type":"unspecified","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/dl.acm.org\/doi\/pdf\/10.1145\/3676536.3676814","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,6,19]],"date-time":"2025-06-19T01:18:44Z","timestamp":1750295924000},"score":1,"resource":{"primary":{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/3676536.3676814"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2024,10,27]]},"references-count":46,"alternative-id":["10.1145\/3676536.3676814","10.1145\/3676536"],"URL":"https:\/\/doi.org\/10.1145\/3676536.3676814","relation":{},"subject":[],"published":{"date-parts":[[2024,10,27]]},"assertion":[{"value":"2025-04-09","order":3,"name":"published","label":"Published","group":{"name":"publication_history","label":"Publication History"}}]}}