{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,6,19]],"date-time":"2025-06-19T01:40:09Z","timestamp":1750297209109,"version":"3.41.0"},"publisher-location":"New York, NY, USA","reference-count":24,"publisher":"ACM","license":[{"start":{"date-parts":[[2024,10,27]],"date-time":"2024-10-27T00:00:00Z","timestamp":1729987200000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/creativecommons.org\/licenses\/by-nc-sa\/4.0\/"}],"content-domain":{"domain":["dl.acm.org"],"crossmark-restriction":true},"short-container-title":[],"published-print":{"date-parts":[[2024,10,27]]},"DOI":"10.1145\/3676536.3676825","type":"proceedings-article","created":{"date-parts":[[2025,4,9]],"date-time":"2025-04-09T13:21:20Z","timestamp":1744204880000},"page":"1-9","update-policy":"https:\/\/doi.org\/10.1145\/crossmark-policy","source":"Crossref","is-referenced-by-count":0,"title":["NORNS: Three Guides for Efficient Automatic Post-Fabrication Optimization of Modern NAND Flash Memory"],"prefix":"10.1145","author":[{"ORCID":"https:\/\/orcid.org\/0009-0003-5161-7932","authenticated-orcid":false,"given":"Earl","family":"Kim","sequence":"first","affiliation":[{"name":"Samsung Electronics, Hwaseong, Gyeonggi, Republic of Korea"}]},{"ORCID":"https:\/\/orcid.org\/0000-0002-1554-1884","authenticated-orcid":false,"given":"Hyunuk","family":"Cho","sequence":"additional","affiliation":[{"name":"The Department of Computer Science and Engineering, POSTECH (Pohang University of Science and Technology), Pohang, North Gyeongsang, Republic of Korea"}]},{"ORCID":"https:\/\/orcid.org\/0000-0002-8609-6183","authenticated-orcid":false,"given":"Sungjun","family":"Cho","sequence":"additional","affiliation":[{"name":"The Department of Computer Science and Engineering, POSTECH (Pohang University of Science and Technology), Pohang, North Gyeongsang, Republic of Korea"}]},{"ORCID":"https:\/\/orcid.org\/0000-0002-8667-3198","authenticated-orcid":false,"given":"Myungsuk","family":"Kim","sequence":"additional","affiliation":[{"name":"Kyungpook National University, Daegu, Republic of Korea"}]},{"ORCID":"https:\/\/orcid.org\/0000-0002-1826-9003","authenticated-orcid":false,"given":"Jisung","family":"Park","sequence":"additional","affiliation":[{"name":"The Department of Computer Science and Engineering, POSTECH (Pohang University of Science and Technology), Pohang, North Gyeongsang, Republic of Korea"}]},{"ORCID":"https:\/\/orcid.org\/0009-0006-2406-8351","authenticated-orcid":false,"given":"Jaeyong","family":"Jeong","sequence":"additional","affiliation":[{"name":"Samsung Electronics, Hwaseong, Gyeonggi, Republic of Korea"}]},{"ORCID":"https:\/\/orcid.org\/0009-0005-1769-340X","authenticated-orcid":false,"given":"Eunkyoung","family":"Kim","sequence":"additional","affiliation":[{"name":"Samsung Electronics, Hwaseong, Gyeonggi, Republic of Korea"}]},{"ORCID":"https:\/\/orcid.org\/0009-0004-7616-9715","authenticated-orcid":false,"given":"Sunghoi","family":"Hur","sequence":"additional","affiliation":[{"name":"Samsung Electronics, Hwaseong, Gyeonggi, Republic of Korea"}]}],"member":"320","published-online":{"date-parts":[[2025,4,9]]},"reference":[{"key":"e_1_3_2_1_1_1","doi-asserted-by":"crossref","unstructured":"P. Bongale et al. 2016. A Novel Technique for Interdependent Trim Code Optimization. In VTS.","DOI":"10.1109\/VTS.2016.7477261"},{"key":"e_1_3_2_1_2_1","unstructured":"J. Cho et al. 2021. 30.3 A 512Gb 3b\/Cell 7th-Generation 3D-NAND Flash Memory with 184MB\/s Write Throughput and 2.0Gb\/s Interface. In ISSCC."},{"key":"e_1_3_2_1_3_1","doi-asserted-by":"crossref","unstructured":"T. Golonek and J. Rutkowski. 2007. Genetic-Algorithm-Based Method for Optimal Analog Test Points Selection. IEEE TCAS II (2007).","DOI":"10.1109\/TCSII.2006.884112"},{"key":"e_1_3_2_1_4_1","unstructured":"J. Jeong et al. 2014. Lifetime Improvement of NAND Flash-based Storage Systems Using Dynamic Program and Erase Scaling. In USENIX FAST."},{"key":"e_1_3_2_1_5_1","first-page":"1","article-title":"2012. A 19 nm 112.8 mm2 64 Gb Multi-Level Flash Memory With 400 Mbit\/sec\/pin 1.8 V Toggle Mode Interface","volume":"48","author":"Kanda K","year":"2012","unstructured":"K Kanda et al. 2012. A 19 nm 112.8 mm2 64 Gb Multi-Level Flash Memory With 400 Mbit\/sec\/pin 1.8 V Toggle Mode Interface. IEEE Journal of Solid-State Circuits 48, 1 (2012), 159--167.","journal-title":"IEEE Journal of Solid-State Circuits"},{"key":"e_1_3_2_1_6_1","doi-asserted-by":"crossref","unstructured":"D. Kim et al. 2020. 13.1 A 1Tb 4b\/cell NAND Flash Memory with tPROG=2ms tR=110\u03bcs and 1.2Gb\/s High-Speed IO Rate. In ISSCC.","DOI":"10.1109\/ISSCC19947.2020.9063053"},{"key":"e_1_3_2_1_7_1","doi-asserted-by":"crossref","unstructured":"J. Kim et al. 2019. Machine Learning-Based Automatic Generation of eFuse Configuration in NAND Flash Chip. In ITC.","DOI":"10.1109\/ITC44170.2019.9000162"},{"key":"e_1_3_2_1_8_1","doi-asserted-by":"crossref","unstructured":"J. Kim et al. 2021. Machine Learning-Based Optimization Technique for High-Capacity V-NAND Flash Memory. In ISTFA.","DOI":"10.31399\/asm.cp.istfa2021p0020"},{"key":"e_1_3_2_1_9_1","unstructured":"Jongmin Kim and Earl Kim. 2022. Machine Learning for Product Engineering in NAND Flash Memory. In ICEIC."},{"key":"e_1_3_2_1_10_1","doi-asserted-by":"publisher","DOI":"10.1145\/3194554.3194591"},{"key":"e_1_3_2_1_11_1","doi-asserted-by":"publisher","DOI":"10.1016\/j.peva.2020.102153"},{"key":"e_1_3_2_1_12_1","doi-asserted-by":"crossref","unstructured":"M. Kim et al. 2022. A 1Tb 3b\/Cell 8th-Generation 3D-NAND Flash Memory with 164MB\/s Write Throughput and a 2.4Gb\/s Interface. In ISSCC.","DOI":"10.1109\/ISSCC42614.2022.9731640"},{"key":"e_1_3_2_1_13_1","doi-asserted-by":"crossref","unstructured":"S. Kim and J. S. Yang. 2018. Optimized I\/O Determinism for Emerging NVM-based NVMe SSD in an Enterprise System. In DAC.","DOI":"10.1145\/3195970.3196085"},{"key":"e_1_3_2_1_14_1","unstructured":"Y. LeCun. 1998. The MNIST database of handwritten digits. http:\/\/yann.lecun.com\/exdb\/mnist\/ (1998)."},{"key":"e_1_3_2_1_15_1","doi-asserted-by":"publisher","DOI":"10.1145\/3477132.3483573"},{"key":"e_1_3_2_1_16_1","doi-asserted-by":"crossref","unstructured":"F. Lin and K. Cheng. 2017. An Artificial Neural Network Approach for Screening Test Escapes. In ASP-DAC.","DOI":"10.1109\/ASPDAC.2017.7858358"},{"key":"e_1_3_2_1_17_1","doi-asserted-by":"publisher","DOI":"10.1063\/1.329919"},{"key":"e_1_3_2_1_18_1","unstructured":"M. Rino et al. 2010. Inside NAND Flash Memories."},{"key":"e_1_3_2_1_19_1","doi-asserted-by":"crossref","unstructured":"N. Robson et al. 2007. Electrically Programmable Fuse (eFuse): From Memory Redundancy to Autonomic Chips. In CICC.","DOI":"10.1109\/CICC.2007.4405850"},{"key":"e_1_3_2_1_20_1","doi-asserted-by":"crossref","unstructured":"N. Shibata et al. 2008. A 70nm 16Gb 16-Level-Cell NAND Flash Memory. IEEE JSSC (2008).","DOI":"10.1109\/VLSIC.2007.4342710"},{"key":"e_1_3_2_1_21_1","doi-asserted-by":"crossref","unstructured":"Y. Shim et al. 2019. Exploiting Process Similarity of 3D Flash Memory for High Performance SSDs. In MICRO.","DOI":"10.1145\/3352460.3358311"},{"key":"e_1_3_2_1_22_1","doi-asserted-by":"crossref","unstructured":"M. Shintani et al. 2018. Artificial Neural Network Based Test Escape Screening Using Generative Model. In ITC.","DOI":"10.1109\/TEST.2018.8624821"},{"key":"e_1_3_2_1_23_1","unstructured":"K. Suh et al. 1995. A 3.3 V 32 Mb NAND Flash Memory with Incremental Step Pulse Programming Scheme. IEEE JSSC (1995)."},{"key":"e_1_3_2_1_24_1","doi-asserted-by":"crossref","unstructured":"C. Xanthopoulos et al. 2017. Wafer-Level Adaptive Trim Seed Forecasting Based on E-Tests. In ISCAS.","DOI":"10.1109\/ISCAS.2017.8050756"}],"event":{"name":"ICCAD '24: 43rd IEEE\/ACM International Conference on Computer-Aided Design","sponsor":["SIGDA ACM Special Interest Group on Design Automation","IEEE CAS","IEEE CEDA","IEEE EDS"],"location":"Newark Liberty International Airport Marriott New York NY USA","acronym":"ICCAD '24"},"container-title":["Proceedings of the 43rd IEEE\/ACM International Conference on Computer-Aided Design"],"original-title":[],"link":[{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/3676536.3676825","content-type":"unspecified","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/dl.acm.org\/doi\/pdf\/10.1145\/3676536.3676825","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,6,19]],"date-time":"2025-06-19T01:18:44Z","timestamp":1750295924000},"score":1,"resource":{"primary":{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/3676536.3676825"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2024,10,27]]},"references-count":24,"alternative-id":["10.1145\/3676536.3676825","10.1145\/3676536"],"URL":"https:\/\/doi.org\/10.1145\/3676536.3676825","relation":{},"subject":[],"published":{"date-parts":[[2024,10,27]]},"assertion":[{"value":"2025-04-09","order":3,"name":"published","label":"Published","group":{"name":"publication_history","label":"Publication History"}}]}}