{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,6,5]],"date-time":"2026-06-05T15:56:00Z","timestamp":1780674960926,"version":"3.54.1"},"publisher-location":"New York, NY, USA","reference-count":50,"publisher":"ACM","license":[{"start":{"date-parts":[[2024,10,27]],"date-time":"2024-10-27T00:00:00Z","timestamp":1729987200000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/creativecommons.org\/licenses\/by\/4.0\/"}],"content-domain":{"domain":["dl.acm.org"],"crossmark-restriction":true},"short-container-title":[],"published-print":{"date-parts":[[2024,10,27]]},"DOI":"10.1145\/3676536.3676844","type":"proceedings-article","created":{"date-parts":[[2025,4,9]],"date-time":"2025-04-09T13:21:20Z","timestamp":1744204880000},"page":"1-9","update-policy":"https:\/\/doi.org\/10.1145\/crossmark-policy","source":"Crossref","is-referenced-by-count":3,"title":["eXpect: On the Security Implications of Violations in AXI Implementations"],"prefix":"10.1145","author":[{"ORCID":"https:\/\/orcid.org\/0009-0001-6128-6351","authenticated-orcid":false,"given":"Melisande","family":"Zonta-Roudes","sequence":"first","affiliation":[{"name":"ETH Zurich, Zurich, Switzerland"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"ORCID":"https:\/\/orcid.org\/0000-0002-4283-0833","authenticated-orcid":false,"given":"Andres","family":"Meza","sequence":"additional","affiliation":[{"name":"University of California San Diego, San Diego, USA"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"ORCID":"https:\/\/orcid.org\/0009-0001-4785-9635","authenticated-orcid":false,"given":"Nora","family":"Hinderling","sequence":"additional","affiliation":[{"name":"ETH Zurich, Zurich, Switzerland"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"ORCID":"https:\/\/orcid.org\/0000-0002-2139-1878","authenticated-orcid":false,"given":"Lucas","family":"Deutschmann","sequence":"additional","affiliation":[{"name":"RPTU Kaiserslautern-Landau, Kaiserslautern, Germany"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"ORCID":"https:\/\/orcid.org\/0000-0001-6955-1888","authenticated-orcid":false,"given":"Francesco","family":"Restuccia","sequence":"additional","affiliation":[{"name":"University of California San Diego, San Diego, USA"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"ORCID":"https:\/\/orcid.org\/0000-0001-9062-5570","authenticated-orcid":false,"given":"Ryan","family":"Kastner","sequence":"additional","affiliation":[{"name":"University of California San Diego, San Diego, USA"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"ORCID":"https:\/\/orcid.org\/0000-0003-0415-2960","authenticated-orcid":false,"given":"Shweta","family":"Shinde","sequence":"additional","affiliation":[{"name":"ETH Zurich, Zurich, Switzerland"}],"role":[{"vocabulary":"crossref","role":"author"}]}],"member":"320","published-online":{"date-parts":[[2025,4,9]]},"reference":[{"key":"e_1_3_2_1_1_1","volume-title":"Accessed","author":"Xilinx","year":"2024","unstructured":"AMD Xilinx. AXI-Full Xilinx manager implementation. Accessed: July 29, 2024. [Online]. Available: https:\/\/www.xilinx.com\/products\/intellectual-property\/axi\/axi4_ip.html."},{"key":"e_1_3_2_1_2_1","volume-title":"Accessed","author":"Xilinx","year":"2024","unstructured":"AMD Xilinx. AXI-Full Xilinx secondary implementation. Accessed: July 29, 2024. [Online]. Available: https:\/\/www.xilinx.com\/products\/intellectual-property\/axi\/axi4_ip.html."},{"key":"e_1_3_2_1_3_1","volume-title":"Accessed","author":"Xilinx","year":"2024","unstructured":"AMD Xilinx. AXI-Lite Xilinx manager implementation. Accessed: July 29, 2024. [Online]. Available: https:\/\/www.xilinx.com\/products\/intellectual-property\/axi\/axi4_ip.html."},{"key":"e_1_3_2_1_4_1","volume-title":"Accessed","author":"Xilinx","year":"2024","unstructured":"AMD Xilinx. AXI-Lite Xilinx secondary implementation. Accessed: July 29, 2024. [Online]. Available: https:\/\/www.xilinx.com\/products\/intellectual-property\/axi\/axi4_ip.html."},{"key":"e_1_3_2_1_5_1","volume-title":"Accessed","author":"Xilinx","year":"2024","unstructured":"AMD Xilinx. AXI Xilinx crossbar implementation. Accessed: July 29, 2024. [Online]. Available: https:\/\/www.xilinx.com\/products\/intellectual-property\/axi_interconnect.html."},{"key":"e_1_3_2_1_6_1","volume-title":"Accessed","author":"Xilinx","year":"2024","unstructured":"AMD Xilinx. AXI Xilinx Firewall. Accessed: July 29, 2024. [Online]. Available: https:\/\/www.xilinx.com\/products\/intellectual-property\/axi-firewall.html."},{"key":"e_1_3_2_1_7_1","volume-title":"Accessed","author":"Xilinx","year":"2024","unstructured":"AMD Xilinx. AXI Xilinx Protocol Checker. Accessed: July 29, 2024. [Online]. Available: https:\/\/www.xilinx.com\/products\/intellectual-property\/axi_protocol_checker.html."},{"key":"e_1_3_2_1_8_1","volume-title":"Accessed","author":"Xilinx","year":"2024","unstructured":"AMD Xilinx. AXI Xilinx Verification IP. Accessed: July 29, 2024. [Online]. Available: https:\/\/www.xilinx.com\/products\/intellectual-property\/axi-vip.html."},{"key":"e_1_3_2_1_9_1","volume-title":"Accessed","author":"Xilinx","year":"2024","unstructured":"AMD Xilinx. Vivado. Accessed: July 29, 2024. [Online]. Available: https:\/\/www.xilinx.com\/products\/design-tools\/vivado.html."},{"key":"e_1_3_2_1_10_1","volume-title":"Accessed","author":"Xilinx","year":"2024","unstructured":"AMD Xilinx. Vivado Axi Peripheral Creation. Accessed: July 29, 2024. [Online]. Available: https:\/\/www.xilinx.com\/video\/hardware\/creating-an-axi-peripheral-in-vivado.html."},{"key":"e_1_3_2_1_11_1","volume-title":"AMBA. Accessed","author":"ARM.","year":"2024","unstructured":"ARM. AMBA. Accessed: July 29, 2024. [Online]. Available: https:\/\/developer.arm.com\/Architectures\/AMBA."},{"key":"e_1_3_2_1_12_1","volume-title":"July 29","author":"Cortex Core","year":"2024","unstructured":"ARM. Cortex Core. Accessed: July 29, 2024. [Online]. Available: https:\/\/developer.arm.com\/documentation\/100095\/0003\/."},{"key":"e_1_3_2_1_13_1","volume-title":"July 29","author":"Trustzone","year":"2024","unstructured":"ARM. Trustzone. Accessed: July 29, 2024. [Online]. Available: https:\/\/www.arm.com\/technologies\/trustzone-for-cortex-a."},{"key":"e_1_3_2_1_14_1","volume-title":"July","author":"ARM.","year":"2019","unstructured":"ARM. AMBA AXI Protocol Specification, July 2019. ARM IHI 0022G."},{"key":"e_1_3_2_1_15_1","doi-asserted-by":"publisher","DOI":"10.1109\/MobileCloud.2014.49"},{"key":"e_1_3_2_1_16_1","volume-title":"Accessed","author":"Dan Gisselquist","year":"2024","unstructured":"Dan Gisselquist. Using a formal property file to verify an AXI-lite peripheral. Accessed: July 29, 2024. [Online]. Available: https:\/\/zipcpu.com\/formal\/2018\/12\/28\/axilite.html."},{"key":"e_1_3_2_1_17_1","volume-title":"USENIX Security","author":"Dessouky G.","year":"2019","unstructured":"Dessouky, G., Gens, D., Haney, P., Persyn, G., Kanuparthi, A., Khattri, H., Fung, J. M., Sadeghi, A.-R., and Rajendran, J. HardFails: Insights into Software-Exploitable hardware bugs. In USENIX Security (2019)."},{"key":"e_1_3_2_1_18_1","doi-asserted-by":"publisher","DOI":"10.1109\/MSEC.2022.3155376"},{"key":"e_1_3_2_1_19_1","doi-asserted-by":"publisher","DOI":"10.3850\/9783981537079_0302"},{"key":"e_1_3_2_1_20_1","volume-title":"Accessed","author":"Github","year":"2024","unstructured":"Github. AXI-Lite secondary implementation. Accessed: July 29, 2024. [Online]. Available: https:\/\/github.com\/mmxsrup\/axi4-interface\/blob\/master\/axi4-lite\/axi_lite_slave.sv."},{"key":"e_1_3_2_1_21_1","volume-title":"Accessed","author":"Github","year":"2024","unstructured":"Github. AXI-Lite secondary implementation. Accessed: July 29, 2024. [Online]. Available: https:\/\/gitlab.com\/suoglu\/axi-lite-slave\/-\/blob\/main\/Sources\/ip_repo\/axi_lite_slave_1.0\/hdl\/axi_lite_slave_v1_0.v."},{"key":"e_1_3_2_1_22_1","volume-title":"Overcoming an untrusted computing base: Detecting and removing malicious hardware automatically","author":"Hicks M.","year":"2010","unstructured":"Hicks, M., Finnicum, M., King, S. T., Martin, M. M. K., and Smith, J. M. Overcoming an untrusted computing base: Detecting and removing malicious hardware automatically. In IEEE S&P (2010)."},{"key":"e_1_3_2_1_23_1","doi-asserted-by":"publisher","DOI":"10.1007\/11863908_28"},{"key":"e_1_3_2_1_24_1","volume-title":"Difuzzrtl: Differential fuzz testing to find cpu bugs","author":"Hur J.","year":"2021","unstructured":"Hur, J., Song, S., Kwon, D., Baek, E., Kim, J., and Lee, B. Difuzzrtl: Differential fuzz testing to find cpu bugs. In IEEE S&P (2021)."},{"key":"e_1_3_2_1_25_1","volume-title":"Axi-ic-rt: Towards a real-time axi-interconnect for highly integrated socs","author":"Jiang Z.","year":"2022","unstructured":"Jiang, Z., Yang, K., Fisher, N., Gray, I., Audsley, N. C., and Dong, Z. Axi-ic-rt: Towards a real-time axi-interconnect for highly integrated socs. IEEE Transactions on Computers (2022)."},{"key":"e_1_3_2_1_26_1","volume-title":"USENIX Security","author":"Kande R.","year":"2022","unstructured":"Kande, R., Crump, A., Persyn, G., Jauernig, P., Sadeghi, A.-R., Tyagi, A., and Rajendran, J. TheHuzz: Instruction fuzzing of processors using Golden-Reference models for finding Software-Exploitable vulnerabilities. In USENIX Security (2022)."},{"key":"e_1_3_2_1_27_1","doi-asserted-by":"publisher","DOI":"10.1145\/3489517.3530637"},{"key":"e_1_3_2_1_28_1","doi-asserted-by":"publisher","DOI":"10.1145\/3240765.3240842"},{"key":"e_1_3_2_1_29_1","doi-asserted-by":"publisher","DOI":"10.23919\/FMCAD.2018.8603014"},{"key":"e_1_3_2_1_30_1","volume-title":"USENIX Security","author":"Mehmedagi\u0107 D.","year":"2023","unstructured":"Mehmedagi\u0107, D., Fadiheh, M. R., M\u00fcller, J., Ant\u00f3n, A. L. D., Stoffel, D., and Kunz, W. Design of Access Control Mechanisms in Systems-on-Chip with Formal Integrity Guarantees. In USENIX Security (2023)."},{"key":"e_1_3_2_1_31_1","volume-title":"Real-Time Intell. Edge Comput. Workshop (RAGE) Co-Located Design Autom. Conf. (DAC)","author":"Meza A.","year":"2022","unstructured":"Meza, A., Restuccia, F., Kastner, R., and Oberg, J. Safety verification of third-party hardware modules via information flow tracking. In Real-Time Intell. Edge Comput. Workshop (RAGE) Co-Located Design Autom. Conf. (DAC) (2022)."},{"key":"e_1_3_2_1_32_1","doi-asserted-by":"publisher","DOI":"10.1109\/MSEC.2023.3251954"},{"key":"e_1_3_2_1_33_1","doi-asserted-by":"publisher","DOI":"10.1109\/DAC18074.2021.9586248"},{"key":"e_1_3_2_1_34_1","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2008.2006092"},{"key":"e_1_3_2_1_35_1","volume-title":"Accessed","author":"PULP.","year":"2024","unstructured":"PULP. AXI-Lite Pulp secondary implementation. Accessed: July 29, 2024. [Online]. Available: https:\/\/github.com\/olofk\/axi_node\/blob\/master\/axi_regs_top.sv."},{"key":"e_1_3_2_1_36_1","volume-title":"Accessed","author":"Pulp Platform","year":"2024","unstructured":"Pulp Platform. Open Source Platform. Accessed: July 29, 2024. [Online]. Available: https:\/\/www.pulp-platform.org\/."},{"key":"e_1_3_2_1_37_1","volume-title":"Accessed","author":"Questa","year":"2024","unstructured":"Questa. Questa property checking. Accessed: July 29, 2024. [Online]. Available: https:\/\/eda.sw.siemens.com\/en-US\/ic\/questa\/formal-verification\/property-checking\/."},{"key":"e_1_3_2_1_38_1","doi-asserted-by":"publisher","DOI":"10.1109\/FCCM48280.2020.00026"},{"key":"e_1_3_2_1_39_1","doi-asserted-by":"publisher","DOI":"10.1109\/DAC18072.2020.9218652"},{"key":"e_1_3_2_1_40_1","volume-title":"Cut and forward: Safe and secure communication for fpga system on chips","author":"Restuccia F.","year":"2022","unstructured":"Restuccia, F., and Kastner, R. Cut and forward: Safe and secure communication for fpga system on chips. IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems (2022)."},{"key":"e_1_3_2_1_41_1","doi-asserted-by":"publisher","DOI":"10.1109\/ICCAD51958.2021.9643538"},{"key":"e_1_3_2_1_42_1","volume-title":"A framework for design, verification, and management of soc access control systems","author":"Restuccia F.","year":"2022","unstructured":"Restuccia, F., Meza, A., Kastner, R., and Oberg, J. A framework for design, verification, and management of soc access control systems. IEEE Transactions on Computers (2022)."},{"key":"e_1_3_2_1_43_1","doi-asserted-by":"publisher","DOI":"10.1109\/SOCC.2018.8618531"},{"key":"e_1_3_2_1_44_1","volume-title":"Defeating uci: Building stealthy and malicious hardware","author":"Sturton C.","year":"2011","unstructured":"Sturton, C., Hicks, M., Wagner, D., and King, S. T. Defeating uci: Building stealthy and malicious hardware. In IEEE S&P (2011)."},{"key":"e_1_3_2_1_45_1","volume-title":"USENIX Security","author":"Trippel T.","year":"2022","unstructured":"Trippel, T., Shin, K. G., Chernyakhovsky, A., Kelly, G., Rizzo, D., and Hicks, M. Fuzzing hardware like software. In USENIX Security (2022)."},{"key":"e_1_3_2_1_46_1","doi-asserted-by":"publisher","DOI":"10.23919\/DATE51398.2021.9474194"},{"key":"e_1_3_2_1_47_1","volume-title":"Accessed","author":"Xiphera","year":"2024","unstructured":"Xiphera. PRNG AXI peripheral. Accessed: July 29, 2024. [Online]. Available: https:\/\/xiphera.com\/random-number-generation\/pseudorandom-number-generation\/."},{"key":"e_1_3_2_1_48_1","volume-title":"T., and Sylvester, D. A2: Analog malicious hardware","author":"Yang K.","year":"2016","unstructured":"Yang, K., Hicks, M., Dong, Q., Austin, T., and Sylvester, D. A2: Analog malicious hardware. In IEEE S&P (2016)."},{"key":"e_1_3_2_1_49_1","doi-asserted-by":"publisher","DOI":"10.1109\/MICRO.2018.00071"},{"key":"e_1_3_2_1_50_1","volume-title":"Transys: Leveraging common security properties across hardware designs","author":"Zhang R.","year":"2020","unstructured":"Zhang, R., and Sturton, C. Transys: Leveraging common security properties across hardware designs. In IEEE S&P (2020)."}],"event":{"name":"ICCAD '24: 43rd IEEE\/ACM International Conference on Computer-Aided Design","location":"Newark Liberty International Airport Marriott New York NY USA","acronym":"ICCAD '24","sponsor":["SIGDA ACM Special Interest Group on Design Automation","IEEE CAS","IEEE CEDA","IEEE EDS"]},"container-title":["Proceedings of the 43rd IEEE\/ACM International Conference on Computer-Aided Design"],"original-title":[],"link":[{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/3676536.3676844","content-type":"unspecified","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/dl.acm.org\/doi\/pdf\/10.1145\/3676536.3676844","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,6,19]],"date-time":"2025-06-19T01:18:45Z","timestamp":1750295925000},"score":1,"resource":{"primary":{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/3676536.3676844"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2024,10,27]]},"references-count":50,"alternative-id":["10.1145\/3676536.3676844","10.1145\/3676536"],"URL":"https:\/\/doi.org\/10.1145\/3676536.3676844","relation":{},"subject":[],"published":{"date-parts":[[2024,10,27]]},"assertion":[{"value":"2025-04-09","order":3,"name":"published","label":"Published","group":{"name":"publication_history","label":"Publication History"}}]}}