{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,3,11]],"date-time":"2026-03-11T16:36:52Z","timestamp":1773247012952,"version":"3.50.1"},"publisher-location":"New York, NY, USA","reference-count":20,"publisher":"ACM","license":[{"start":{"date-parts":[[2024,10,27]],"date-time":"2024-10-27T00:00:00Z","timestamp":1729987200000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/www.acm.org\/publications\/policies\/copyright_policy#Background"}],"content-domain":{"domain":["dl.acm.org"],"crossmark-restriction":true},"short-container-title":[],"published-print":{"date-parts":[[2024,10,27]]},"DOI":"10.1145\/3676536.3689912","type":"proceedings-article","created":{"date-parts":[[2025,4,9]],"date-time":"2025-04-09T12:53:56Z","timestamp":1744203236000},"page":"1-5","update-policy":"https:\/\/doi.org\/10.1145\/crossmark-policy","source":"Crossref","is-referenced-by-count":7,"title":["2024 ICCAD CAD Contest Problem C: Scalable Logic Gate Sizing Using ML Techniques and GPU Acceleration"],"prefix":"10.1145","author":[{"ORCID":"https:\/\/orcid.org\/0009-0004-6443-2934","authenticated-orcid":false,"given":"Bing-Yue","family":"Wu","sequence":"first","affiliation":[{"name":"Arizona State University, Tempe, United States"}]},{"ORCID":"https:\/\/orcid.org\/0000-0001-8626-2359","authenticated-orcid":false,"given":"Rongjian","family":"Liang","sequence":"additional","affiliation":[{"name":"NVIDIA, Austin, USA"}]},{"ORCID":"https:\/\/orcid.org\/0000-0003-4599-6166","authenticated-orcid":false,"given":"Geraldo","family":"Pradipta","sequence":"additional","affiliation":[{"name":"NVIDIA, Santa Clara, USA"}]},{"ORCID":"https:\/\/orcid.org\/0000-0003-0393-0230","authenticated-orcid":false,"given":"Anthony","family":"Agnesina","sequence":"additional","affiliation":[{"name":"NVIDIA, Austin, USA"}]},{"ORCID":"https:\/\/orcid.org\/0000-0003-1028-3860","authenticated-orcid":false,"given":"Haoxing","family":"Ren","sequence":"additional","affiliation":[{"name":"NVIDIA, Austin, USA"}]},{"ORCID":"https:\/\/orcid.org\/0000-0002-3273-0724","authenticated-orcid":false,"given":"Vidya A.","family":"Chhabria","sequence":"additional","affiliation":[{"name":"Arizona State University, Tempe, USA"}]}],"member":"320","published-online":{"date-parts":[[2025,4,9]]},"reference":[{"key":"e_1_3_2_1_1_1","volume-title":"ICCAD","author":"Fishburn J. P.","year":"1985","unstructured":"J. P. Fishburn and A. E. Dunlop, \"TILOS: A Posynomial Programming Approach to Transistor Sizing,\" in Proc. ICCAD, 1985."},{"key":"e_1_3_2_1_2_1","volume-title":"Proc. ICCAD","author":"Hu J.","year":"2012","unstructured":"J. Hu, et al., \"Sensitivity-Guided Metaheuristics for Accurate Discrete Gate Sizing,\" in Proc. ICCAD, 2012."},{"key":"e_1_3_2_1_3_1","volume-title":"A New Class of Convex Functions for Delay Modeling and its Application to the Transistor Sizing Problem,\" IEEE T. Comput. Aid. D","author":"Kasamsetty K.","unstructured":"K. Kasamsetty, et al., \"A New Class of Convex Functions for Delay Modeling and its Application to the Transistor Sizing Problem,\" IEEE T. Comput. Aid. D., vol. 19, no. 7, 2000."},{"key":"e_1_3_2_1_4_1","volume-title":"Fast Lagrangian Relaxation-Based Multithreaded Gate Sizing Using Simple Timing Calibrations,\" IEEE T. Comput. Aid. D","author":"Sharma A.","unstructured":"A. Sharma, et al., \"Fast Lagrangian Relaxation-Based Multithreaded Gate Sizing Using Simple Timing Calibrations,\" IEEE T. Comput. Aid. D., vol. 39, no. 7, 2020."},{"key":"e_1_3_2_1_5_1","volume-title":"Fast and Exact Simultaneous Gate and Wire Sizing by Lagrangian Relaxation,\" IEEE T. Comput. Aid. D","author":"Chen C.-P.","unstructured":"C.-P. Chen, et al., \"Fast and Exact Simultaneous Gate and Wire Sizing by Lagrangian Relaxation,\" IEEE T. Comput. Aid. D., vol. 18, no. 7, 1999."},{"key":"e_1_3_2_1_6_1","volume-title":"Proc. ICCAD","author":"Zhou X.","year":"2022","unstructured":"X. Zhou, et al., \"Heterogeneous Graph Neural Network-based Imitation Learning for Gate Sizing Acceleration,\" in Proc. ICCAD, 2022."},{"key":"e_1_3_2_1_7_1","volume-title":"DAC","author":"Lu Y.-C.","year":"2022","unstructured":"Y.-C. Lu, et al., \"RL-Sizer: VLSI Gate Sizing for Timing Optimization using Deep Reinforcement Learning,\" in Proc. DAC, 2022."},{"key":"e_1_3_2_1_8_1","volume-title":"Proc. MLCAD","author":"Jiang W.","year":"2024","unstructured":"W. Jiang, et al., \"IR-Aware ECO Timing Optimization Using Reinforcement Learning,\" in Proc. MLCAD, 2024."},{"key":"e_1_3_2_1_9_1","doi-asserted-by":"publisher","DOI":"10.1145\/3508352.3549442"},{"key":"e_1_3_2_1_10_1","volume-title":"Proc. ISPD","author":"Ozdal M. M.","year":"2012","unstructured":"M. M. Ozdal, et al., \"The ISPD-2012 Discrete Cell Sizing Contest and Benchmark Suite,\" in Proc. ISPD, 2012."},{"key":"e_1_3_2_1_11_1","volume-title":"ISPD","author":"Ozdal M. M.","year":"2013","unstructured":"M. M. Ozdal, et al., \"An Improved Benchmark Suite for the ISPD-2013 Discrete Cell Sizing Contest,\" in Proc. ISPD, 2013."},{"key":"e_1_3_2_1_12_1","doi-asserted-by":"publisher","DOI":"10.1109\/VTS60656.2024.10538770"},{"key":"e_1_3_2_1_13_1","doi-asserted-by":"publisher","DOI":"10.1016\/j.mejo.2016.04.006"},{"key":"e_1_3_2_1_14_1","unstructured":"\"ICCAD 2024 Contest Gate Sizing Benchmarks \" https:\/\/github.com\/ASU-VDA-Lab\/2024_ICCAD_Contest_Gate_Sizing_Benchmark\/ 2024."},{"key":"e_1_3_2_1_15_1","volume-title":"ICCAD","author":"Liang R.","year":"2023","unstructured":"R. Liang, et al., \"Invited Paper: CircuitOps: An ML Infrastructure Enabling Generative AI for VLSI Circuit Optimization,\" in Proc. ICCAD, 2023."},{"key":"e_1_3_2_1_16_1","doi-asserted-by":"publisher","DOI":"10.1145\/3316781.3326334"},{"key":"e_1_3_2_1_17_1","unstructured":"\"Liberty-parser.\" https:\/\/pypi.org\/project\/liberty-parser\/ 2019."},{"key":"e_1_3_2_1_18_1","unstructured":"\"Verilog-parser.\" https:\/\/pypi.org\/project\/verilog-parser\/ 2021."},{"key":"e_1_3_2_1_19_1","unstructured":"\"CircuitOps.\" https:\/\/github.com\/NVlabs\/CircuitOps 2024."},{"key":"e_1_3_2_1_20_1","unstructured":"\"TILOS MacroPlacement.\" https:\/\/github.com\/TILOS-AI-Institute\/MacroPlacement 2024."}],"event":{"name":"ICCAD '24: 43rd IEEE\/ACM International Conference on Computer-Aided Design","location":"Newark Liberty International Airport Marriott New York NY USA","acronym":"ICCAD '24","sponsor":["SIGDA ACM Special Interest Group on Design Automation","IEEE CAS","IEEE CEDA","IEEE EDS"]},"container-title":["Proceedings of the 43rd IEEE\/ACM International Conference on Computer-Aided Design"],"original-title":[],"link":[{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/3676536.3689912","content-type":"unspecified","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/dl.acm.org\/doi\/pdf\/10.1145\/3676536.3689912","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,6,19]],"date-time":"2025-06-19T01:18:45Z","timestamp":1750295925000},"score":1,"resource":{"primary":{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/3676536.3689912"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2024,10,27]]},"references-count":20,"alternative-id":["10.1145\/3676536.3689912","10.1145\/3676536"],"URL":"https:\/\/doi.org\/10.1145\/3676536.3689912","relation":{},"subject":[],"published":{"date-parts":[[2024,10,27]]},"assertion":[{"value":"2025-04-09","order":3,"name":"published","label":"Published","group":{"name":"publication_history","label":"Publication History"}}]}}