{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,4,17]],"date-time":"2026-04-17T16:44:28Z","timestamp":1776444268378,"version":"3.51.2"},"publisher-location":"New York, NY, USA","reference-count":31,"publisher":"ACM","license":[{"start":{"date-parts":[[2024,10,27]],"date-time":"2024-10-27T00:00:00Z","timestamp":1729987200000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/creativecommons.org\/licenses\/by\/4.0\/"}],"content-domain":{"domain":["dl.acm.org"],"crossmark-restriction":true},"short-container-title":[],"published-print":{"date-parts":[[2024,10,27]]},"DOI":"10.1145\/3676536.3697115","type":"proceedings-article","created":{"date-parts":[[2025,4,9]],"date-time":"2025-04-09T12:53:56Z","timestamp":1744203236000},"page":"1-7","update-policy":"https:\/\/doi.org\/10.1145\/crossmark-policy","source":"Crossref","is-referenced-by-count":4,"title":["Non-volatile Memory Technologies for Edge AI Applications"],"prefix":"10.1145","author":[{"ORCID":"https:\/\/orcid.org\/0000-0001-5337-5680","authenticated-orcid":false,"given":"Xiaoyu","family":"Sun","sequence":"first","affiliation":[{"name":"Corporate Research, TSMC, San Jose, CA, United States"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"ORCID":"https:\/\/orcid.org\/0000-0002-6283-3564","authenticated-orcid":false,"given":"Win-San","family":"Khwa","sequence":"additional","affiliation":[{"name":"Corporate Research, TSMC, Hsinchu, Taiwan"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"ORCID":"https:\/\/orcid.org\/0000-0001-6148-7711","authenticated-orcid":false,"given":"Xiaochen","family":"Peng","sequence":"additional","affiliation":[{"name":"Corporate Research, TSMC, San Jose, CA, USA"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"ORCID":"https:\/\/orcid.org\/0000-0001-6905-6350","authenticated-orcid":false,"given":"Meng-Fan","family":"Chang","sequence":"additional","affiliation":[{"name":"Corporate Research, TSMC, Hsinchu, Taiwan"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"ORCID":"https:\/\/orcid.org\/0000-0001-5957-826X","authenticated-orcid":false,"given":"Kerem","family":"Akarvardar","sequence":"additional","affiliation":[{"name":"Corporate Research, TSMC, San Jose, CA, USA"}],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"320","published-online":{"date-parts":[[2025,4,9]]},"reference":[{"key":"e_1_3_2_1_1_1","volume-title":"15.9 A 16nm 16Mb Embedded STT-MRAM with a 20ns Write Time, a 10 12 Write Endurance and Integrated Margin-Expansion Schemes,\" in IEEE International Solid-State Circuits Conference (ISSCC)","author":"Lin K.-F.","year":"2024","unstructured":"K.-F. Lin, et al., \"15.9 A 16nm 16Mb Embedded STT-MRAM with a 20ns Write Time, a 10 12 Write Endurance and Integrated Margin-Expansion Schemes,\" in IEEE International Solid-State Circuits Conference (ISSCC), 2024."},{"key":"e_1_3_2_1_2_1","doi-asserted-by":"crossref","unstructured":"Y.-C. Huang et al. \"15.7 A 32Mb RRAM in a 12nm FinFet Technology with a 0.0249 \u03bcm 2 Bit-Cell a 3.2 GB\/S Read Throughput a 10KCycle Write Endurance and a 10-Year Retention at 105\u00b0 C \" in IEEE International Solid-State Circuits Conference (ISSCC) 2024.","DOI":"10.1109\/ISSCC49657.2024.10454367"},{"key":"e_1_3_2_1_3_1","volume-title":"A 40nm low-power logic compatible phase change memory technology,\" in IEEE International Electron Devices Meeting (IEDM)","author":"Wu J.","year":"2018","unstructured":"J. Wu, et al., \"A 40nm low-power logic compatible phase change memory technology,\" in IEEE International Electron Devices Meeting (IEDM), 2018."},{"key":"e_1_3_2_1_4_1","doi-asserted-by":"crossref","unstructured":"P.-H. Lee et al. \"33.1 A 16nm 32Mb embedded STT-MRAM with a 6ns read-access time a 1M-cycle write endurance 20-year retention at 150\u00b0 C and MTJ-OTP solutions for magnetic immunity \" in IEEE International Solid-State Circuits Conference (ISSCC) 2023.","DOI":"10.1109\/ISSCC42615.2023.10067837"},{"key":"e_1_3_2_1_5_1","volume-title":"International Electron Devices Meeting (IEDM)","author":"Wang Y.","year":"2023","unstructured":"Y. Wang, et al., \"High-Speed Embedded Memory for AI and High-Performance Compute,\" in International Electron Devices Meeting (IEDM), 2023."},{"key":"e_1_3_2_1_6_1","volume-title":"A 22nm 96KX144 RRAM macro with a self-tracking reference and a low ripple charge pump to achieve a configurable read window and a wide operating voltage range,\" in 2020 IEEE Symposium on VLSI Circuits","author":"Chou C.-C.","year":"2020","unstructured":"C.-C. Chou, et al., \"A 22nm 96KX144 RRAM macro with a self-tracking reference and a low ripple charge pump to achieve a configurable read window and a wide operating voltage range,\" in 2020 IEEE Symposium on VLSI Circuits, 2020."},{"key":"e_1_3_2_1_7_1","doi-asserted-by":"crossref","unstructured":"M.-F. Chang et al. \"19.4 embedded 1Mb ReRAM in 28nm CMOS with 0.27-to-1V read using swing-sample-and-couple sense amplifier and self-boost-write-termination scheme \" in 2014 IEEE International Solid-State Circuits Conference Digest of Technical Papers (ISSCC) 2014.","DOI":"10.1109\/ISSCC.2014.6757457"},{"key":"e_1_3_2_1_8_1","doi-asserted-by":"crossref","unstructured":"C.-F. Lee et al. \"A 1.4 mb 40-nm embedded reram macro with 0.07 um 2 bit cell 2.7 ma\/100mhz low-power read and hybrid write verify for high endurance application \" in 2017 IEEE Asian Solid-State Circuits Conference (A-SSCC) 2017.","DOI":"10.1109\/ASSCC.2017.8240203"},{"key":"e_1_3_2_1_9_1","doi-asserted-by":"publisher","DOI":"10.1109\/TED.2021.3113300"},{"key":"e_1_3_2_1_10_1","doi-asserted-by":"crossref","unstructured":"Y.-C. Chiu et al. \"A 22nm 4Mb STT-MRAM data-encrypted near-memory computation macro with a 192GB\/s read-and-decryption bandwidth and 25.1-55.1 TOPS\/W 8b MAC for AI operations \" in IEEE International Solid-State Circuits Conference (ISSCC) 2022.","DOI":"10.1109\/ISSCC42614.2022.9731621"},{"key":"e_1_3_2_1_11_1","volume-title":"IEEE International Solid-State Circuits Conference (ISSCC)","author":"Chiu Y.-C.","year":"2023","unstructured":"Y.-C. Chiu, et al., \"A 22nm 8Mb STT-MRAM Near-Memory-Computing Macro with 8b-Precision and 46.4-160.1 TOPS\/W for Edge-AI Devices,\" in IEEE International Solid-State Circuits Conference (ISSCC), 2023."},{"key":"e_1_3_2_1_12_1","volume-title":"A 22nm Nonvolatile AI-Edge Processor with 21.4TFLOPS\/W using 47.25Mb Lossless-Compressed-Computing STT-MRAM Near-Memory-Compute Macro,\" in 2024 symposium on VLSI circuits","author":"You D.-Q.","year":"2024","unstructured":"D.-Q. You, et al., \"A 22nm Nonvolatile AI-Edge Processor with 21.4TFLOPS\/W using 47.25Mb Lossless-Compressed-Computing STT-MRAM Near-Memory-Compute Macro,\" in 2024 symposium on VLSI circuits, 2024."},{"key":"e_1_3_2_1_13_1","volume-title":"30.1 A 40nm VLIW Edge Accelerator with 5MB of 0.256 pJ\/b RRAM and a Localization Solver for Bristle Robot Surveillance,\" in 2024 IEEE International Solid-State Circuits Conference (ISSCC)","author":"Spetalnick S. D.","year":"2024","unstructured":"S. D. Spetalnick, et al., \"30.1 A 40nm VLIW Edge Accelerator with 5MB of 0.256 pJ\/b RRAM and a Localization Solver for Bristle Robot Surveillance,\" in 2024 IEEE International Solid-State Circuits Conference (ISSCC), 2024."},{"key":"e_1_3_2_1_14_1","volume-title":"CHIMERA: A 0.92 TOPS, 2.2 TOPS\/W edge AI accelerator with 2 MByte on-chip foundry resistive RAM for efficient training and inference,\" in 2021 Symposium on VLSI Circuits","author":"Giordano M.","year":"2021","unstructured":"M. Giordano, et al., \"CHIMERA: A 0.92 TOPS, 2.2 TOPS\/W edge AI accelerator with 2 MByte on-chip foundry resistive RAM for efficient training and inference,\" in 2021 Symposium on VLSI Circuits, 2021."},{"key":"e_1_3_2_1_15_1","volume-title":"MINOTAUR: An Edge Transformer Inference and Training Accelerator with 12MBytes On-Chip Resistive RAM and FineGrained Spatiotemporal Power Gating,\" in 2024 Symposium on VLSI Circuits","author":"Prabhu K.","year":"2024","unstructured":"K. Prabhu, et al., \"MINOTAUR: An Edge Transformer Inference and Training Accelerator with 12MBytes On-Chip Resistive RAM and FineGrained Spatiotemporal Power Gating,\" in 2024 Symposium on VLSI Circuits, 2024."},{"key":"e_1_3_2_1_16_1","doi-asserted-by":"publisher","DOI":"10.1145\/3670404"},{"key":"e_1_3_2_1_17_1","volume-title":"MRAM-based Memory IP Core,\" in 12th MRAM Global Innovation Forum","author":"Guedj J.","year":"2021","unstructured":"J. Guedj, et al., \"A 2MB, 16nm, sub 5ns Reads, MRAM-based Memory IP Core,\" in 12th MRAM Global Innovation Forum, 2021."},{"key":"e_1_3_2_1_18_1","volume-title":"28-nm 0.08 mm 2\/Mb embedded MRAM for frame buffer memory,\" in 2020 IEEE International Electron Devices Meeting (IEDM)","author":"Han S. H.","year":"2020","unstructured":"S. H. Han, et al., \"28-nm 0.08 mm 2\/Mb embedded MRAM for frame buffer memory,\" in 2020 IEEE International Electron Devices Meeting (IEDM), 2020."},{"key":"e_1_3_2_1_19_1","volume-title":"3D stacked CIS compatible 40nm embedded STT-MRAM for buffer memory,\" in 2021 Symposium on VLSI Technology","author":"Oka M.","year":"2021","unstructured":"M. Oka, et al., \"3D stacked CIS compatible 40nm embedded STT-MRAM for buffer memory,\" in 2021 Symposium on VLSI Technology, 2021."},{"key":"e_1_3_2_1_20_1","volume-title":"Achieving lossless accuracy with lossy programming for efficient neural-network training on NVM-based systems,\" in ACM Transactions on Embedded Computing Systems (TECS)","author":"Wang W.-C.","year":"2019","unstructured":"W.-C. Wang, et al., \"Achieving lossless accuracy with lossy programming for efficient neural-network training on NVM-based systems,\" in ACM Transactions on Embedded Computing Systems (TECS), 2019."},{"key":"e_1_3_2_1_21_1","volume-title":"Circuits and Systems (ICECS)","author":"Locatelli N.","year":"2018","unstructured":"N. Locatelli, et al., \"Use of magnetoresistive random-access memory as approximate memory for training neural networks,\" in 2018 25th IEEE International Conference on Electronics, Circuits and Systems (ICECS), 2018."},{"key":"e_1_3_2_1_22_1","volume-title":"Outstanding bit error tolerance of resistive RAM-based binarized neural networks,\" in 2019 IEEE International Conference on Artificial Intelligence Circuits and Systems (AICAS)","author":"Hirtzlin T.","year":"2019","unstructured":"T. Hirtzlin, et al., \"Outstanding bit error tolerance of resistive RAM-based binarized neural networks,\" in 2019 IEEE International Conference on Artificial Intelligence Circuits and Systems (AICAS), 2019."},{"key":"e_1_3_2_1_23_1","first-page":"11942","article-title":"ALBERT: A Lite BERT for Self-supervised Learning of Language Representations","author":"Lan Z.","year":"1909","unstructured":"Z. Lan, et al., \"ALBERT: A Lite BERT for Self-supervised Learning of Language Representations,\" ArXiv abs\/1909.11942, 2019.","journal-title":"ArXiv abs\/"},{"key":"e_1_3_2_1_24_1","volume-title":"Semeval-2017 task 1: Semantic textual similarity-multilingual and cross-lingual focused evaluation,\" arXiv:1708.00055","author":"Cer D.","year":"2017","unstructured":"D. Cer, et al., \"Semeval-2017 task 1: Semantic textual similarity-multilingual and cross-lingual focused evaluation,\" arXiv:1708.00055, 2017."},{"key":"e_1_3_2_1_25_1","volume-title":"VS-Quant: Per-vector Scaled Quantization for Accurate Low-Precision Neural Network Inference,\" ArXiv abs\/2102.04503","author":"Dai S.","year":"2021","unstructured":"S. Dai, et al., \"VS-Quant: Per-vector Scaled Quantization for Accurate Low-Precision Neural Network Inference,\" ArXiv abs\/2102.04503, 2021."},{"key":"e_1_3_2_1_26_1","doi-asserted-by":"crossref","unstructured":"J.-M. Hung et al. \"An 8-Mb DC-current-free binary-to-8b precision ReRAM nonvolatile computing-in-memory macro using time-space-readout with 1286.4-21.6 TOPS\/W for edge-AI devices \" in 2022 IEEE International Solid-State Circuits Conference (ISSCC) 2022.","DOI":"10.1109\/ISSCC42614.2022.9731715"},{"key":"e_1_3_2_1_27_1","volume-title":"A nonvolatile Al-edge processor with 4MB SLC-MLC hybrid-mode ReRAM compute-in-memory macro and 51.4-251TOPS\/W,\" in 2023 IEEE International Solid-State Circuits Conference (ISSCC)","author":"Huang W.-H.","year":"2023","unstructured":"W.-H. Huang, et al., \"A nonvolatile Al-edge processor with 4MB SLC-MLC hybrid-mode ReRAM compute-in-memory macro and 51.4-251TOPS\/W,\" in 2023 IEEE International Solid-State Circuits Conference (ISSCC), 2023."},{"key":"e_1_3_2_1_28_1","volume-title":"A 40-nm, 2M-cell, 8b-precision, hybrid SLC-MLC PCM computing-in-memory macro with 20.5-65.0 TOPS\/W for tiny-Al edge devices,\" in 2022 IEEE International Solid-State Circuits Conference (ISSCC)","author":"Khwa W.-S.","year":"2022","unstructured":"W.-S. Khwa, et al., \"A 40-nm, 2M-cell, 8b-precision, hybrid SLC-MLC PCM computing-in-memory macro with 20.5-65.0 TOPS\/W for tiny-Al edge devices,\" in 2022 IEEE International Solid-State Circuits Conference (ISSCC), 2022."},{"key":"e_1_3_2_1_29_1","volume-title":"2024 IEEE International Solid-State Circuits Conference (ISSCC)","author":"Wen T.-H.","year":"2024","unstructured":"T.-H. Wen, et al., \"34.8 A 22nm 16Mb Floating-Point ReRAM Compute-in-Memory Macro with 31.2 TFLOPS\/W for AI Edge Devices,\" in 2024 IEEE International Solid-State Circuits Conference (ISSCC), 2024."},{"key":"e_1_3_2_1_30_1","volume-title":"A 73.53 TOPS\/W 14.74 TOPS heterogeneous RRAM in-memory and SRAM near-memory SoC for hybrid frame and event-based target tracking,\" in 2023 IEEE International Solid-State Circuits Conference (ISSCC)","author":"Chang M.","year":"2023","unstructured":"M. Chang, et al., \"A 73.53 TOPS\/W 14.74 TOPS heterogeneous RRAM in-memory and SRAM near-memory SoC for hybrid frame and event-based target tracking,\" in 2023 IEEE International Solid-State Circuits Conference (ISSCC), 2023."},{"key":"e_1_3_2_1_31_1","doi-asserted-by":"publisher","DOI":"10.1109\/TED.2010.2058771"}],"event":{"name":"ICCAD '24: 43rd IEEE\/ACM International Conference on Computer-Aided Design","location":"Newark Liberty International Airport Marriott New York NY USA","acronym":"ICCAD '24","sponsor":["SIGDA ACM Special Interest Group on Design Automation","IEEE CAS","IEEE CEDA","IEEE EDS"]},"container-title":["Proceedings of the 43rd IEEE\/ACM International Conference on Computer-Aided Design"],"original-title":[],"link":[{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/3676536.3697115","content-type":"unspecified","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/dl.acm.org\/doi\/pdf\/10.1145\/3676536.3697115","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,6,19]],"date-time":"2025-06-19T01:18:45Z","timestamp":1750295925000},"score":1,"resource":{"primary":{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/3676536.3697115"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2024,10,27]]},"references-count":31,"alternative-id":["10.1145\/3676536.3697115","10.1145\/3676536"],"URL":"https:\/\/doi.org\/10.1145\/3676536.3697115","relation":{},"subject":[],"published":{"date-parts":[[2024,10,27]]},"assertion":[{"value":"2025-04-09","order":3,"name":"published","label":"Published","group":{"name":"publication_history","label":"Publication History"}}]}}