{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,4,24]],"date-time":"2026-04-24T13:41:35Z","timestamp":1777038095762,"version":"3.51.4"},"publisher-location":"New York, NY, USA","reference-count":66,"publisher":"ACM","license":[{"start":{"date-parts":[[2024,10,27]],"date-time":"2024-10-27T00:00:00Z","timestamp":1729987200000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/www.acm.org\/publications\/policies\/copyright_policy#Background"}],"funder":[{"DOI":"10.13039\/100000001","name":"NSF (National Science Foundation)","doi-asserted-by":"publisher","award":["1704758"],"award-info":[{"award-number":["1704758"]}],"id":[{"id":"10.13039\/100000001","id-type":"DOI","asserted-by":"publisher"}]},{"name":"Research Fund for International Senior Scientists","award":["W2431044"],"award-info":[{"award-number":["W2431044"]}]}],"content-domain":{"domain":["dl.acm.org"],"crossmark-restriction":true},"short-container-title":[],"published-print":{"date-parts":[[2024,10,27]]},"DOI":"10.1145\/3676536.3697117","type":"proceedings-article","created":{"date-parts":[[2025,4,9]],"date-time":"2025-04-09T12:53:56Z","timestamp":1744203236000},"page":"1-9","update-policy":"https:\/\/doi.org\/10.1145\/crossmark-policy","source":"Crossref","is-referenced-by-count":14,"title":["AnalogGym: An Open and Practical Testing Suite for Analog Circuit Synthesis"],"prefix":"10.1145","author":[{"ORCID":"https:\/\/orcid.org\/0000-0003-0403-6767","authenticated-orcid":false,"given":"Jintao","family":"Li","sequence":"first","affiliation":[{"name":"University of Electronic Science and Technology of China, Shenzhen, China"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"ORCID":"https:\/\/orcid.org\/0009-0001-1198-6915","authenticated-orcid":false,"given":"Haochang","family":"Zhi","sequence":"additional","affiliation":[{"name":"Southeast University, nanjing, China"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"ORCID":"https:\/\/orcid.org\/0009-0000-5071-0674","authenticated-orcid":false,"given":"Ruiyu","family":"Lyu","sequence":"additional","affiliation":[{"name":"Fudan University, shanghai, China"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"ORCID":"https:\/\/orcid.org\/0009-0005-1005-0911","authenticated-orcid":false,"given":"Wangzhen","family":"Li","sequence":"additional","affiliation":[{"name":"Fudan University, shanghai, China"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"ORCID":"https:\/\/orcid.org\/0000-0002-7315-3150","authenticated-orcid":false,"given":"Zhaori","family":"Bi","sequence":"additional","affiliation":[{"name":"Fudan University, shanghai, China"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"ORCID":"https:\/\/orcid.org\/0000-0003-2698-141X","authenticated-orcid":false,"given":"Keren","family":"Zhu","sequence":"additional","affiliation":[{"name":"Fudan University, shanghai, China"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"ORCID":"https:\/\/orcid.org\/0000-0002-2260-3705","authenticated-orcid":false,"given":"Yanhan","family":"Zeng","sequence":"additional","affiliation":[{"name":"Guangzhou University, guangzhou, China"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"ORCID":"https:\/\/orcid.org\/0000-0001-5520-1326","authenticated-orcid":false,"given":"Weiwei","family":"Shan","sequence":"additional","affiliation":[{"name":"National Center of Technology Innovation for EDA, nanjing, China"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"ORCID":"https:\/\/orcid.org\/0000-0002-8936-3945","authenticated-orcid":false,"given":"Changhao","family":"Yan","sequence":"additional","affiliation":[{"name":"Fudan University, shanghai, China"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"ORCID":"https:\/\/orcid.org\/0000-0003-2164-8175","authenticated-orcid":false,"given":"Fan","family":"Yang","sequence":"additional","affiliation":[{"name":"Fudan University, shanghai, China"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"ORCID":"https:\/\/orcid.org\/0000-0002-6575-1839","authenticated-orcid":false,"given":"Yun","family":"Li","sequence":"additional","affiliation":[{"name":"University of Electronic Science and Technology of China, chengdu, China"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"ORCID":"https:\/\/orcid.org\/0000-0002-8097-4053","authenticated-orcid":false,"given":"Xuan","family":"Zeng","sequence":"additional","affiliation":[{"name":"Fudan University, shanghai, China"}],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"320","published-online":{"date-parts":[[2025,4,9]]},"reference":[{"key":"e_1_3_2_1_1_1","doi-asserted-by":"publisher","DOI":"10.1109\/4.102664"},{"key":"e_1_3_2_1_2_1","doi-asserted-by":"publisher","DOI":"10.1109\/5.899053"},{"key":"e_1_3_2_1_3_1","volume-title":"Analysis of multistage amplifier-frequency compensation. In number 9","author":"Leung Ka Nang","unstructured":"Ka Nang Leung and P.K.T. Mok. 2001. Analysis of multistage amplifier-frequency compensation. In number 9. Vol. 48, 1041--1056."},{"key":"e_1_3_2_1_4_1","doi-asserted-by":"publisher","DOI":"10.1109\/ICCV.2001.937655"},{"key":"e_1_3_2_1_5_1","volume-title":"Proc. CICC, 333--336","author":"Ramos J.","year":"2024","unstructured":"J. Ramos and M. Steyaert. 2002. Three stage amplifier with positive feedback compensation scheme. In Proc. CICC, 333--336. Retrieved Feb. 21, 2024 from."},{"key":"e_1_3_2_1_6_1","first-page":"517","article-title":"Simulation-based generation of posynomial performance models for the sizing of analog integrated circuits","volume":"22","author":"Daems W.","year":"2003","unstructured":"W. Daems, G. Gielen, and W. Sansen. 2003. Simulation-based generation of posynomial performance models for the sizing of analog integrated circuits. IEEE TCAD, 22, 5, 517--534.","journal-title":"IEEE TCAD"},{"key":"e_1_3_2_1_7_1","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2002.808326"},{"key":"e_1_3_2_1_8_1","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2004.835811"},{"key":"e_1_3_2_1_9_1","doi-asserted-by":"crossref","DOI":"10.1109\/JSSC.2005.843602","article-title":"Single Miller capacitor frequency compensation technique for low-power multistage amplifiers","volume":"40","author":"Fan Xiaohua","year":"2005","unstructured":"Xiaohua Fan, C. Mishra, and E. Sanchez-Sinencio. 2005. Single Miller capacitor frequency compensation technique for low-power multistage amplifiers. IEEE Journal Solid-State Circuits, 40, 3, (Mar. 2005), 584--592. Retrieved Feb. 22, 2024 from.","journal-title":"IEEE Journal Solid-State Circuits"},{"key":"e_1_3_2_1_10_1","doi-asserted-by":"publisher","DOI":"10.1109\/TEVC.2005.851275"},{"key":"e_1_3_2_1_11_1","volume-title":"Retrieved","author":"Grasso Alfio Dario","year":"2007","unstructured":"Alfio Dario Grasso, Gaetano Palumbo, and Salvatore Pennisi. 2007. Advances in Reversed Nested Miller Compensation. IEEE TCAS I, 54, 7, 1459--1470. Retrieved Feb. 22, 2024 from."},{"key":"e_1_3_2_1_12_1","doi-asserted-by":"publisher","DOI":"10.1109\/JPROC.2006.889371"},{"key":"e_1_3_2_1_13_1","doi-asserted-by":"publisher","DOI":"10.1109\/CVPR.2009.5206848"},{"key":"e_1_3_2_1_14_1","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2010.2090088"},{"key":"e_1_3_2_1_15_1","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2010.2092994"},{"key":"e_1_3_2_1_16_1","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2012.2194090"},{"key":"e_1_3_2_1_17_1","volume-title":"Microsoft coco: Common objects in context","author":"Lin Tsung-Yi","unstructured":"Tsung-Yi Lin, Michael Maire, Serge Belongie, James Hays, Pietro Perona, Deva Ramanan, Piotr Doll\u00e1r, and C Lawrence Zitnick. 2014. Microsoft coco: Common objects in context. In Computer Vision-ECCV. Springer, 740--755."},{"key":"e_1_3_2_1_18_1","volume-title":"Proc. ISSCC. Retrieved","author":"Qu Wanyuan","year":"2014","unstructured":"Wanyuan Qu, Jong-Pil Im, Hyun-Sik Kim, and Gyu-Hyeong Cho. 2014. 17.3 A 0.9V 6.3\u03bcW multistage amplifier driving 500pF capacitive load with 1.34MHz GBW. In Proc. ISSCC. Retrieved Feb. 22, 2024 from."},{"key":"e_1_3_2_1_19_1","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2014.2364037"},{"key":"e_1_3_2_1_20_1","doi-asserted-by":"publisher","DOI":"10.1145\/2717764.2717780"},{"key":"e_1_3_2_1_21_1","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2015.2453195"},{"key":"e_1_3_2_1_22_1","volume-title":"eprint: arXiv:1606.01540","author":"Brockman Greg","year":"2016","unstructured":"Greg Brockman, Vicki Cheung, Ludwig Pettersson, Jonas Schneider, John Schulman, Jie Tang, and Wojciech Zaremba. 2016. OpenAI Gym. (2016). eprint: arXiv:1606.01540."},{"key":"e_1_3_2_1_23_1","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2016.2619677"},{"key":"e_1_3_2_1_24_1","volume-title":"An Efficient Bayesian Optimization Approach for Automated Optimization of Analog Circuits","author":"Lyu Wenlong","year":"1954","unstructured":"Wenlong Lyu, Pan Xue, Fan Yang, Changhao Yan, Zhiliang Hong, Xuan Zeng, and Dian Zhou. 2018. An Efficient Bayesian Optimization Approach for Automated Optimization of Analog Circuits. IEEE TCAS I, 65, 6, 1954--1967."},{"key":"e_1_3_2_1_25_1","doi-asserted-by":"publisher","DOI":"10.1109\/ASICON47005.2019.8983642"},{"key":"e_1_3_2_1_26_1","volume-title":"Pan","author":"Xu Biying","year":"2019","unstructured":"Biying Xu, Keren Zhu, Mingjie Liu, Yibo Lin, Shaolan Li, Xiyuan Tang, Nan Sun, and David Z. Pan. 2019. MAGICAL: Toward Fully Automated Analog IC Layout Leveraging Human and Machine Intelligence: Invited Paper. In Proc. ICCAD."},{"key":"e_1_3_2_1_27_1","volume-title":"Pan","author":"Zhu Keren","year":"2019","unstructured":"Keren Zhu, Mingjie Liu, Yibo Lin, Biying Xu, Shaolan Li, Xiyuan Tang, Nan Sun, and David Z. Pan. 2019. GeniusRoute: A New Analog Routing Paradigm Using Generative Neural Network Guidance. In Proc. ICCAD."},{"key":"e_1_3_2_1_28_1","doi-asserted-by":"publisher","DOI":"10.1145\/3400302.3415782"},{"key":"e_1_3_2_1_29_1","doi-asserted-by":"crossref","unstructured":"Alina Kuznetsova Hassan Rom Neil Alldrin Jasper Uijlings Ivan Krasin Jordi Pont-Tuset Shahab Kamali Stefan Popov Matteo Malloci Alexander Kolesnikov et al. 2020. The open images dataset v4: Unified image classification object detection and visual relationship detection at scale. International journal of computer vision 128 7 1956--1981.","DOI":"10.1007\/s11263-020-01316-z"},{"key":"e_1_3_2_1_30_1","first-page":"2640","article-title":"An Artificial Neural Network Assisted Optimization System for Analog Design Space Exploration","volume":"39","author":"Li Yaping","year":"2020","unstructured":"Yaping Li, Yong Wang, Yusong Li, Ranran Zhou, and Zhaojun Lin. 2020. An Artificial Neural Network Assisted Optimization System for Analog Design Space Exploration. IEEE TCAD, 39, 10, 2640--2653.","journal-title":"IEEE TCAD"},{"key":"e_1_3_2_1_31_1","doi-asserted-by":"publisher","DOI":"10.1016\/j.mejo.2020.104706"},{"key":"e_1_3_2_1_32_1","doi-asserted-by":"publisher","DOI":"10.1109\/DAC18072.2020.9218757"},{"key":"e_1_3_2_1_33_1","volume-title":"Kashyap","author":"Budak Ahmet F.","year":"2021","unstructured":"Ahmet F. Budak, Prateek Bhansali, Bo Liu, Nan Sun, David Z. Pan, and Chandramouli V. Kashyap. 2021. DNN-Opt: An RL Inspired Optimization for Analog Circuit Sizing using Deep Neural Networks. In Proc. DAC."},{"key":"e_1_3_2_1_34_1","volume-title":"Pan","author":"Chen Hao","year":"2021","unstructured":"Hao Chen, Keren Zhu, Mingjie Liu, Xiyuan Tang, Nan Sun, and David Z. Pan. 2021. Universal Symmetry Constraint Extraction for Analog and Mixed-Signal Circuits with Graph Neural Networks. In Proc. DAC, 1243--1248."},{"key":"e_1_3_2_1_35_1","doi-asserted-by":"publisher","DOI":"10.23919\/DATE51398.2021.9474253"},{"key":"e_1_3_2_1_36_1","doi-asserted-by":"publisher","DOI":"10.23919\/DATE51398.2021.9474102"},{"key":"e_1_3_2_1_37_1","volume-title":"Sotiriadis","author":"Touloupas Konstantinos","year":"2021","unstructured":"Konstantinos Touloupas, Nikos Chouridis, and Paul P. Sotiriadis. 2021. Local Bayesian Optimization For Analog Circuit Sizing. In Proc. DAC, 1237--1242."},{"key":"e_1_3_2_1_38_1","first-page":"1976","article-title":"A Hierarchical Performance Equation Library for Basic Op-Amp Design","volume":"41","author":"Abel Inga","year":"2022","unstructured":"Inga Abel, Maximilian Neuner, and Helmut E. Graeb. 2022. A Hierarchical Performance Equation Library for Basic Op-Amp Design. IEEE TCAD, 41, 7, 1976--1989.","journal-title":"IEEE TCAD"},{"key":"e_1_3_2_1_39_1","first-page":"1209","article-title":"An Efficient Analog Circuit Sizing Method Based on Machine Learning Assisted Global Optimization","volume":"41","author":"Budak Ahmet Faruk","year":"2022","unstructured":"Ahmet Faruk Budak, Miguel Gandara, Wei Shi, David Z. Pan, Nan Sun, and Bo Liu. 2022. An Efficient Analog Circuit Sizing Method Based on Machine Learning Assisted Global Optimization. IEEE TCAD, 41, 5, 1209--1221.","journal-title":"IEEE TCAD"},{"key":"e_1_3_2_1_40_1","first-page":"1209","article-title":"An Efficient Analog Circuit Sizing Method Based on Machine Learning Assisted Global Optimization","volume":"41","author":"Budak Ahmet Faruk","year":"2022","unstructured":"Ahmet Faruk Budak, Miguel Gandara, Wei Shi, David Z. Pan, Nan Sun, and Bo Liu. 2022. An Efficient Analog Circuit Sizing Method Based on Machine Learning Assisted Global Optimization. IEEE TCAD, 41, 5, 1209--1221.","journal-title":"IEEE TCAD"},{"key":"e_1_3_2_1_41_1","doi-asserted-by":"publisher","DOI":"10.1109\/TMTT.2022.3194980"},{"key":"e_1_3_2_1_42_1","first-page":"4887","article-title":"Analog Circuit Yield Optimization via Freeze-Thaw Bayesian Optimization Technique","volume":"41","author":"Wang Xiaodong","year":"2022","unstructured":"Xiaodong Wang, Changhao Yan, Yuzhe Ma, Bei Yu, Fan Yang, Dian Zhou, and Xuan Zeng. 2022. Analog Circuit Yield Optimization via Freeze-Thaw Bayesian Optimization Technique. IEEE TCAD, 41, 11, 4887--4900.","journal-title":"IEEE TCAD"},{"key":"e_1_3_2_1_43_1","first-page":"1","article-title":"An Efficient Batch-Constrained Bayesian Optimization Approach for Analog Circuit Synthesis via Multiobjective Acquisition Ensemble","volume":"41","author":"Zhang Shuhan","year":"2022","unstructured":"Shuhan Zhang, Fan Yang, Changhao Yan, Dian Zhou, and Xuan Zeng. 2022. An Efficient Batch-Constrained Bayesian Optimization Approach for Analog Circuit Synthesis via Multiobjective Acquisition Ensemble. IEEE TCAD, 41, 1, 1--14.","journal-title":"IEEE TCAD"},{"key":"e_1_3_2_1_44_1","first-page":"1","article-title":"An Efficient Batch-Constrained Bayesian Optimization Approach for Analog Circuit Synthesis via Multiobjective Acquisition Ensemble","volume":"41","author":"Zhang Shuhan","year":"2022","unstructured":"Shuhan Zhang, Fan Yang, Changhao Yan, Dian Zhou, and Xuan Zeng. 2022. An Efficient Batch-Constrained Bayesian Optimization Approach for Analog Circuit Synthesis via Multiobjective Acquisition Ensemble. IEEE TCAD, 41, 1, 1--14.","journal-title":"IEEE TCAD"},{"key":"e_1_3_2_1_45_1","volume-title":"Pan","author":"Zhu Keren","year":"2022","unstructured":"Keren Zhu, Hao Chen, Mingjie Liu, and David Z. Pan. 2022. Automating Analog Constraint Extraction: From Heuristics to Learning: (Invited Paper). In Proc. ASPDAC, 108--113."},{"key":"e_1_3_2_1_46_1","volume-title":"Brian Swahn, and David Z. Pan.","author":"Budak Ahmet F.","year":"2023","unstructured":"Ahmet F. Budak, David Smart, Brian Swahn, and David Z. Pan. 2023. APOSTLE: Asynchronously Parallel Optimization for Sizing Analog Transistors Using DNN Learning. In Proc. ASPDAC."},{"key":"e_1_3_2_1_47_1","volume-title":"Pan","author":"Budak Ahmet F.","year":"2023","unstructured":"Ahmet F. Budak, Keren Zhu, Hao Chen, Souradip Poddar, Linran Zhao, Yaoyao Jia, and David Z. Pan. 2023. Joint Optimization of Sizing and Layout for AMS Designs: Challenges and Opportunities. In Proc. ISPD. Association for Computing Machinery, New York, NY, USA, 84--92. ISBN: 9781450399784."},{"key":"e_1_3_2_1_48_1","doi-asserted-by":"publisher","DOI":"10.1109\/ICTA60488.2023.10364281"},{"key":"e_1_3_2_1_49_1","first-page":"360","article-title":"Correlated Bayesian Model Fusion: Efficient High-Dimensional Performance Modeling of Analog\/RF Integrated Circuits Over Multiple Corners","volume":"42","author":"Gao Zhengqi","year":"2023","unstructured":"Zhengqi Gao, Fa Wang, Jun Tao, Yangfeng Su, Xuan Zeng, and Xin Li. 2023. Correlated Bayesian Model Fusion: Efficient High-Dimensional Performance Modeling of Analog\/RF Integrated Circuits Over Multiple Corners. IEEE TCAD, 42, 2, 360--370.","journal-title":"IEEE TCAD"},{"key":"e_1_3_2_1_50_1","doi-asserted-by":"publisher","DOI":"10.1109\/ICAC57885.2023.10275299"},{"key":"e_1_3_2_1_51_1","doi-asserted-by":"publisher","DOI":"10.1109\/ICCAD57390.2023.10323899"},{"key":"e_1_3_2_1_52_1","doi-asserted-by":"publisher","DOI":"10.1109\/ICCAD57390.2023.10323720"},{"key":"e_1_3_2_1_53_1","unstructured":"Maximilian Putz Matthias Ludwig Bernhard Lippmann and Helmut Graeb. 2023. PLaNe: Reverse Engineering of Planar Layouts to Gate-Level Netlists. In 2023 IEEE Physical Assurance and Inspection of Electronics (PAINE)."},{"key":"e_1_3_2_1_54_1","doi-asserted-by":"publisher","DOI":"10.1109\/TMTT.2022.3219072"},{"key":"e_1_3_2_1_55_1","doi-asserted-by":"publisher","DOI":"10.1016\/j.aeue.2023.154748"},{"key":"e_1_3_2_1_56_1","doi-asserted-by":"publisher","DOI":"10.1109\/DAC56929.2023.10247994"},{"key":"e_1_3_2_1_57_1","volume-title":"Retrieved","year":"2024","unstructured":"2024. google\/skywater-pdk. original-date: 2020-05-06T23:06:58Z. (Aug. 2024). Retrieved Aug. 10, 2024 from https:\/\/github.com\/google\/skywater-pdk."},{"key":"e_1_3_2_1_58_1","first-page":"417","article-title":"BBGP-sDFO: Batch Bayesian and Gaussian Process Enhanced Subspace Derivative Free Optimization for High-Dimensional Analog Circuit Synthesis","volume":"43","author":"Gu Tianchen","year":"2024","unstructured":"Tianchen Gu, Wangzhen Li, Aidong Zhao, Zhaori Bi, Xudong Li, Fan Yang, Changhao Yan, Wenchuang Hu, Dian Zhou, Tao Cui, Xin Liu, Zaikun Zhang, and Xuan Zeng. 2024. BBGP-sDFO: Batch Bayesian and Gaussian Process Enhanced Subspace Derivative Free Optimization for High-Dimensional Analog Circuit Synthesis. IEEE TCAD, 43, 2, 417--430.","journal-title":"IEEE TCAD"},{"key":"e_1_3_2_1_59_1","doi-asserted-by":"publisher","DOI":"10.1016\/j.eswa.2024.123301"},{"key":"e_1_3_2_1_60_1","volume-title":"Knowledge Transfer Framework for PVT Robustness in Analog Integrated Circuits","author":"Li Jintao","year":"2017","unstructured":"Jintao Li, Yanhan Zeng, Haochang Zhi, Jingci Yang, Weiwei Shan, Yongfu Li, and Yun Li. 2024. Knowledge Transfer Framework for PVT Robustness in Analog Integrated Circuits. IEEE TCAS I, 71, 5, 2017--2030."},{"key":"e_1_3_2_1_61_1","doi-asserted-by":"publisher","DOI":"10.1109\/ASP-DAC58780.2024.10473920"},{"key":"e_1_3_2_1_62_1","volume-title":"Pan","author":"Maji Supriyo","year":"2024","unstructured":"Supriyo Maji, Ahmet F. Budak, Souradip Poddar, and David Z. Pan. 2024. Toward End-to-End Analog Design Automation with ML and Data-Driven Approaches (Invited Paper). In Proc. ASPDAC, 657--664."},{"key":"e_1_3_2_1_63_1","volume-title":"Pan","author":"Poddar Souradip","year":"2024","unstructured":"Souradip Poddar, Ahmet Budak, Linran Zhao, Chen-Hao Hsu, Supriyo Maji, Keren Zhu, Yaoyao Jia, and David Z. Pan. 2024. A Data-Driven Analog Circuit Synthesizer with Automatic Topology Selection and Sizing. In Proc. DATE."},{"key":"e_1_3_2_1_64_1","volume-title":"Tristan Deleu, Manuel Goul\u00e3o, Andreas Kallinteris, Markus Krimmel, Arjun KG, Rodrigo Perez-Vicente, Andrea Pierr\u00e9, Sander Schulhoff, Jun Jet Tai, Hannah Tan, and Omar G. Younis.","author":"Towers Mark","year":"2024","unstructured":"Mark Towers, Ariel Kwiatkowski, Jordan Terry, John U. Balis, Gianluca De Cola, Tristan Deleu, Manuel Goul\u00e3o, Andreas Kallinteris, Markus Krimmel, Arjun KG, Rodrigo Perez-Vicente, Andrea Pierr\u00e9, Sander Schulhoff, Jun Jet Tai, Hannah Tan, and Omar G. Younis. 2024. Gymnasium: A Standard Interface for Reinforcement Learning Environments. (2024). arXiv: 2407.17032 [cs.LG]."},{"key":"e_1_3_2_1_65_1","doi-asserted-by":"publisher","DOI":"10.1109\/ASP-DAC58780.2024.10473859"},{"key":"e_1_3_2_1_66_1","doi-asserted-by":"publisher","DOI":"10.1109\/ASP-DAC58780.2024.10473892"}],"event":{"name":"ICCAD '24: 43rd IEEE\/ACM International Conference on Computer-Aided Design","location":"Newark Liberty International Airport Marriott New York NY USA","acronym":"ICCAD '24","sponsor":["SIGDA ACM Special Interest Group on Design Automation","IEEE CAS","IEEE CEDA","IEEE EDS"]},"container-title":["Proceedings of the 43rd IEEE\/ACM International Conference on Computer-Aided Design"],"original-title":[],"link":[{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/3676536.3697117","content-type":"unspecified","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/dl.acm.org\/doi\/pdf\/10.1145\/3676536.3697117","content-type":"application\/pdf","content-version":"vor","intended-application":"syndication"},{"URL":"https:\/\/dl.acm.org\/doi\/pdf\/10.1145\/3676536.3697117","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,6,19]],"date-time":"2025-06-19T01:18:45Z","timestamp":1750295925000},"score":1,"resource":{"primary":{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/3676536.3697117"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2024,10,27]]},"references-count":66,"alternative-id":["10.1145\/3676536.3697117","10.1145\/3676536"],"URL":"https:\/\/doi.org\/10.1145\/3676536.3697117","relation":{},"subject":[],"published":{"date-parts":[[2024,10,27]]},"assertion":[{"value":"2025-04-09","order":3,"name":"published","label":"Published","group":{"name":"publication_history","label":"Publication History"}}]}}