{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,6,19]],"date-time":"2026-06-19T16:26:42Z","timestamp":1781886402742,"version":"3.54.5"},"publisher-location":"New York, NY, USA","reference-count":56,"publisher":"ACM","license":[{"start":{"date-parts":[[2024,10,27]],"date-time":"2024-10-27T00:00:00Z","timestamp":1729987200000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/www.acm.org\/publications\/policies\/copyright_policy#Background"}],"funder":[{"name":"Hong Kong Research Grants Council (RGC) ECS Grant","award":["26208723"],"award-info":[{"award-number":["26208723"]}]},{"DOI":"10.13039\/501100001809","name":"National Natural Science Foundation of China","doi-asserted-by":"publisher","award":["62304192"],"award-info":[{"award-number":["62304192"]}],"id":[{"id":"10.13039\/501100001809","id-type":"DOI","asserted-by":"publisher"}]}],"content-domain":{"domain":["dl.acm.org"],"crossmark-restriction":true},"short-container-title":[],"published-print":{"date-parts":[[2024,10,27]]},"DOI":"10.1145\/3676536.3697118","type":"proceedings-article","created":{"date-parts":[[2025,4,9]],"date-time":"2025-04-09T12:53:56Z","timestamp":1744203236000},"page":"1-9","update-policy":"https:\/\/doi.org\/10.1145\/crossmark-policy","source":"Crossref","is-referenced-by-count":26,"title":["OpenLLM-RTL: Open Dataset and Benchmark for LLM-Aided Design RTL Generation"],"prefix":"10.1145","author":[{"ORCID":"https:\/\/orcid.org\/0009-0000-0057-7844","authenticated-orcid":false,"given":"Shang","family":"Liu","sequence":"first","affiliation":[{"name":"Hong Kong University of Science and Technology, Hong Kong, Hong Kong"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"ORCID":"https:\/\/orcid.org\/0009-0007-3230-7786","authenticated-orcid":false,"given":"Yao","family":"Lu","sequence":"additional","affiliation":[{"name":"Hong Kong University of Science and Technology, Hong Kong, Hong Kong"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"ORCID":"https:\/\/orcid.org\/0000-0002-8380-9395","authenticated-orcid":false,"given":"Wenji","family":"Fang","sequence":"additional","affiliation":[{"name":"Hong Kong University of Science and Technology, Hong Kong, Hong Kong"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"ORCID":"https:\/\/orcid.org\/0009-0000-8983-683X","authenticated-orcid":false,"given":"Mengming","family":"Li","sequence":"additional","affiliation":[{"name":"Hong Kong University of Science and Technology, Hong Kong, Hong Kong"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"ORCID":"https:\/\/orcid.org\/0000-0002-4442-592X","authenticated-orcid":false,"given":"Zhiyao","family":"Xie","sequence":"additional","affiliation":[{"name":"Hong Kong University of Science and Technology, Hong Kong, Hong Kong"}],"role":[{"vocabulary":"crossref","role":"author"}]}],"member":"320","published-online":{"date-parts":[[2025,4,9]]},"reference":[{"key":"e_1_3_2_1_1_1","doi-asserted-by":"publisher","DOI":"10.1109\/ATS56056.2022.00034"},{"key":"e_1_3_2_1_2_1","volume-title":"RTL-Repo: A Benchmark for Evaluating LLMs on Large-Scale RTL Design Projects. arXiv preprint arXiv:2405.17378","author":"Allam Ahmed","year":"2024","unstructured":"Ahmed Allam and Mohamed Shalan. 2024. RTL-Repo: A Benchmark for Evaluating LLMs on Large-Scale RTL Design Projects. arXiv preprint arXiv:2405.17378 (2024)."},{"key":"e_1_3_2_1_3_1","volume-title":"LLM-Aided Testbench Generation and Bug Detection for Finite-State Machines. arXiv preprint arXiv:2406.17132","author":"Bhandari Jitendra","year":"2024","unstructured":"Jitendra Bhandari, Johann Knechtel, Ramesh Narayanaswamy, Siddharth Garg, and Ramesh Karri. 2024. LLM-Aided Testbench Generation and Bug Detection for Finite-State Machines. arXiv preprint arXiv:2406.17132 (2024)."},{"key":"e_1_3_2_1_4_1","volume-title":"Chip-Chat: Challenges and Opportunities in Conversational Hardware Design. arXiv preprint arXiv:2305.13243","author":"Blocklove Jason","year":"2023","unstructured":"Jason Blocklove, Siddharth Garg, Ramesh Karri, and Hammond Pearce. 2023. Chip-Chat: Challenges and Opportunities in Conversational Hardware Design. arXiv preprint arXiv:2305.13243 (2023)."},{"key":"e_1_3_2_1_5_1","unstructured":"Cadence. 2023. Jasper Formal Verification Platform. https:\/\/www.cadence.com\/en_US\/home\/tools\/system-design-and-verification\/formal-and-static-verification.html."},{"key":"e_1_3_2_1_6_1","doi-asserted-by":"crossref","unstructured":"Kaiyan Chang Kun Wang Nan Yang Ying Wang Dantong Jin Wenlong Zhu Zhirong Chen Cangyuan Li Hao Yan Yunhao Zhou et al. 2024. Data is all you need: Finetuning LLMs for Chip Design via an Automated design-data augmentation framework. arXiv preprint arXiv:2403.11202 (2024).","DOI":"10.1145\/3649329.3657356"},{"key":"e_1_3_2_1_7_1","volume-title":"ChipGPT: How far are we from natural language hardware design. arXiv preprint arXiv:2305.14019","author":"Chang Kaiyan","year":"2023","unstructured":"Kaiyan Chang, Ying Wang, Haimeng Ren, Mengdi Wang, Shengwen Liang, Yinhe Han, Huawei Li, and Xiaowei Li. 2023. ChipGPT: How far are we from natural language hardware design. arXiv preprint arXiv:2305.14019 (2023)."},{"key":"e_1_3_2_1_8_1","unstructured":"Lei Chen Yiqi Chen Zhufei Chu Wenji Fang Tsung-Yi Ho et al. 2024. The dawn of AI-native EDA: Promises and challenges of large circuit models. arXiv preprint arXiv:2403.07257 (2024)."},{"key":"e_1_3_2_1_9_1","unstructured":"Fan Cui Chenyang Yin et al. 2024. OriGen: Enhancing RTL Code Generation with Code-to-Code Augmentation and Self-Reflection. arXiv preprint arXiv:2407.16237 (2024)."},{"key":"e_1_3_2_1_10_1","volume-title":"Nicol\u00f2 Dalla Riva, and Graziano Pravadelli","author":"Danese Alessandro","year":"2017","unstructured":"Alessandro Danese, Nicol\u00f2 Dalla Riva, and Graziano Pravadelli. 2017. A-team: Automatic template-based assertion miner. In DAC."},{"key":"e_1_3_2_1_11_1","volume-title":"r-map: Relating Implementation and Specification in Hardware Refinement Checking","author":"Fang Wenji","year":"2023","unstructured":"Wenji Fang, Guangyu Hu, and Hongce Zhang. 2023. r-map: Relating Implementation and Specification in Hardware Refinement Checking. IEEE TCAD (2023)."},{"key":"e_1_3_2_1_12_1","volume-title":"AssertLLM: Generating and Evaluating Hardware Verification Assertions from Design Specifications via Multi-LLMs. arXiv preprint arXiv:2402.00386","author":"Fang Wenji","year":"2024","unstructured":"Wenji Fang, Mengming Li, Min Li, Zhiyuan Yan, Shang Liu, Hongce Zhang, and Zhiyao Xie. 2024. AssertLLM: Generating and Evaluating Hardware Verification Assertions from Design Specifications via Multi-LLMs. arXiv preprint arXiv:2402.00386 (2024)."},{"key":"e_1_3_2_1_13_1","doi-asserted-by":"crossref","unstructured":"Steven J Frederiksen John Aromando and Michael S Hsiao. 2020. Automated Assertion Generation from Natural Language Specifications. In ITC.","DOI":"10.1109\/ITC44778.2020.9325264"},{"key":"e_1_3_2_1_14_1","volume-title":"Harm: a hint-based assertion miner","author":"Germiniani Samuele","year":"2022","unstructured":"Samuele Germiniani and Graziano Pravadelli. 2022. Harm: a hint-based assertion miner. IEEE TCAD (2022)."},{"key":"e_1_3_2_1_15_1","volume-title":"ASIC: Hardware Implementation with Large Language Model. arXiv preprint arXiv:2403.07039","author":"Goh Emil","year":"2024","unstructured":"Emil Goh, Maoyang Xiang, I Wey, T Hui Teo, et al. 2024. From English to ASIC: Hardware Implementation with Large Language Model. arXiv preprint arXiv:2403.07039 (2024)."},{"key":"e_1_3_2_1_16_1","unstructured":"Daya Guo Qihao Zhu Dejian Yang Zhenda Xie Kai Dong Wentao Zhang Guanting Chen Xiao Bi Y Wu YK Li et al. 2024. DeepSeek-Coder: When the Large Language Model Meets Programming-The Rise of Code Intelligence. arXiv preprint arXiv:2401.14196 (2024)."},{"key":"e_1_3_2_1_17_1","volume-title":"Glast: Learning formal grammars to translate natural language specifications into hardware assertions. In DATE.","author":"Harris Christopher B","year":"2016","unstructured":"Christopher B Harris and Ian G Harris. 2016. Glast: Learning formal grammars to translate natural language specifications into hardware assertions. In DATE."},{"key":"e_1_3_2_1_18_1","volume-title":"Towards LLM-Powered Verilog RTL Assistant: Self-Verification and Self-Correction. arXiv preprint arXiv:2406.00115","author":"Huang Hanxian","year":"2024","unstructured":"Hanxian Huang, Zhenghan Lin, Zixuan Wang, Xin Chen, Ke Ding, and Jishen Zhao. 2024. Towards LLM-Powered Verilog RTL Assistant: Self-Verification and Self-Correction. arXiv preprint arXiv:2406.00115 (2024)."},{"key":"e_1_3_2_1_19_1","volume-title":"Diego de las Casas, Florian Bressand, Gianna Lengyel, Guillaume Lample, Lucile Saulnier, et al.","author":"Jiang Albert Q","year":"2023","unstructured":"Albert Q Jiang, Alexandre Sablayrolles, Arthur Mensch, Chris Bamford, Devendra Singh Chaplot, Diego de las Casas, Florian Bressand, Gianna Lengyel, Guillaume Lample, Lucile Saulnier, et al. 2023. Mistral 7B. arXiv preprint arXiv:2310.06825 (2023)."},{"key":"e_1_3_2_1_20_1","doi-asserted-by":"crossref","unstructured":"Rahul Kande Hammond Pearce et al. 2024. (Security) Assertions by Large Language Models. IEEE Transactions on Information Forensics and Security (TIFS) (2024).","DOI":"10.1109\/TIFS.2024.3372809"},{"key":"e_1_3_2_1_21_1","doi-asserted-by":"crossref","unstructured":"Oliver Keszocze and Ian G Harris. 2019. Chatbot-based assertion generation from natural language specifications. In Forum for Specification and Design Languages.","DOI":"10.1109\/FDL.2019.8876925"},{"key":"e_1_3_2_1_22_1","doi-asserted-by":"crossref","unstructured":"Rahul Krishnamurthy and Michael S Hsiao. 2019. Controlled natural language framework for generating assertions from hardware specifications. In ICSC.","DOI":"10.1109\/ICOSC.2019.8665517"},{"key":"e_1_3_2_1_23_1","doi-asserted-by":"publisher","DOI":"10.1007\/978-3-030-31095-0_6"},{"key":"e_1_3_2_1_24_1","volume-title":"Yangtian Zi, et al.","author":"Li Raymond","year":"2023","unstructured":"Raymond Li, Loubna Ben Allal, Yangtian Zi, et al. 2023. StarCoder: may the source be with you! arXiv preprint arXiv:2305.06161 (2023)."},{"key":"e_1_3_2_1_25_1","unstructured":"Mingjie Liu Teodor-Dumitru Ene Robert Kirby Chris Cheng Nathaniel Pinckney Rongjian Liang Jonah Alben Himyanshu Anand Sanmitra Banerjee Ismet Bayraktaroglu et al. 2023. ChipNeMo: Domain-Adapted LLMs for Chip Design. arXiv preprint arXiv:2311.00176 (2023)."},{"key":"e_1_3_2_1_26_1","volume-title":"Domain-Adapted LLMs for VLSI Design and Verification: A Case Study on Formal Verification. In 2024 IEEE 42nd VLSI Test Symposium (VTS). IEEE, 1--4.","author":"Liu Mingjie","year":"2024","unstructured":"Mingjie Liu, Minwoo Kang, Ghaith Bany Hamad, Syed Suhaib, and Haoxing Ren. 2024. Domain-Adapted LLMs for VLSI Design and Verification: A Case Study on Formal Verification. In 2024 IEEE 42nd VLSI Test Symposium (VTS). IEEE, 1--4."},{"key":"e_1_3_2_1_27_1","volume-title":"VerilogEval: Evaluating Large Language Models for Verilog Code Generation. arXiv preprint arXiv:2309.07544","author":"Liu Mingjie","year":"2023","unstructured":"Mingjie Liu, Nathaniel Pinckney, Brucek Khailany, and Haoxing Ren. 2023. VerilogEval: Evaluating Large Language Models for Verilog Code Generation. arXiv preprint arXiv:2309.07544 (2023)."},{"key":"e_1_3_2_1_28_1","volume-title":"RTLCoder: Outperforming GPT-3.5 in Design RTL Generation with Our Open-Source Dataset and Lightweight Solution. arXiv preprint arXiv:2312.08617","author":"Liu Shang","year":"2023","unstructured":"Shang Liu, Wenji Fang, Yao Lu, Qijun Zhang, Hongce Zhang, and Zhiyao Xie. 2023. RTLCoder: Outperforming GPT-3.5 in Design RTL Generation with Our Open-Source Dataset and Lightweight Solution. arXiv preprint arXiv:2312.08617 (2023)."},{"key":"e_1_3_2_1_29_1","volume-title":"RTLLM: An Open-Source Benchmark for Design RTL Generation with Large Language Model. arXiv preprint arXiv:2308.05345","author":"Lu Yao","year":"2023","unstructured":"Yao Lu, Shang Liu, Qijun Zhang, and Zhiyao Xie. 2023. RTLLM: An Open-Source Benchmark for Design RTL Generation with Large Language Model. arXiv preprint arXiv:2308.05345 (2023)."},{"key":"e_1_3_2_1_30_1","volume-title":"ChIRAAG: ChatGPT Informed Rapid and Automated Assertion Generation. arXiv preprint arXiv:2402.00093","author":"Mali Bhabesh","year":"2024","unstructured":"Bhabesh Mali, Karthik Maddala, Sweeya Reddy, Vatsal Gupta, Chandan Karfa, and Ramesh Karri. 2024. ChIRAAG: ChatGPT Informed Rapid and Automated Assertion Generation. arXiv preprint arXiv:2402.00093 (2024)."},{"key":"e_1_3_2_1_31_1","unstructured":"Madhav Nair Rajat Sadhukhan et al. 2023. Generating secure hardware using chatgpt resistant to cwes. Cryptology ePrint Archive (2023)."},{"key":"e_1_3_2_1_32_1","volume-title":"Ramesh Karri, and Siddharth Garg.","author":"Nakkab Andre","year":"2024","unstructured":"Andre Nakkab, Sai Qian Zhang, Ramesh Karri, and Siddharth Garg. 2024. Rome was Not Built in a Single Step: Hierarchical Prompting for LLM-based Chip Design. arXiv preprint arXiv:2407.18276 (2024)."},{"key":"e_1_3_2_1_33_1","volume-title":"Codegen2: Lessons for training llms on programming and natural languages. arXiv preprint arXiv:2305.02309","author":"Nijkamp Erik","year":"2023","unstructured":"Erik Nijkamp, Hiroaki Hayashi, Caiming Xiong, Silvio Savarese, and Yingbo Zhou. 2023. Codegen2: Lessons for training llms on programming and natural languages. arXiv preprint arXiv:2305.02309 (2023)."},{"key":"e_1_3_2_1_35_1","doi-asserted-by":"crossref","unstructured":"Marcelo Orenes-Vera Aninda Manocha et al. 2021. AutoSVA: Democratizing Formal Verification of RTL Module Interactions. In DAC.","DOI":"10.1109\/DAC18074.2021.9586118"},{"key":"e_1_3_2_1_36_1","volume-title":"Using LLMs to Facilitate Formal Verification of RTL. arXiv e-prints","author":"Orenes-Vera Marcelo","year":"2023","unstructured":"Marcelo Orenes-Vera, Margaret Martonosi, and David Wentzlaff. 2023. Using LLMs to Facilitate Formal Verification of RTL. arXiv e-prints (2023), arXiv--2309."},{"key":"e_1_3_2_1_37_1","volume-title":"2021 Second Document Intelligence Workshop at KDD.","author":"Parthasarathy Ganapathy","unstructured":"Ganapathy Parthasarathy, Saurav Nanda, Parivesh Choudhary, and Pawan Patil. [n. d.]. SpecToSVA: Circuit Specification Document to SystemVerilog Assertion Translation. In 2021 Second Document Intelligence Workshop at KDD."},{"key":"e_1_3_2_1_38_1","volume-title":"BetterV: Controlled Verilog Generation with Discriminative Guidance. arXiv preprint arXiv:2402.03375","author":"Pei Zehua","year":"2024","unstructured":"Zehua Pei, Hui-Ling Zhen, Mingxuan Yuan, Yu Huang, and Bei Yu. 2024. BetterV: Controlled Verilog Generation with Discriminative Guidance. arXiv preprint arXiv:2402.03375 (2024)."},{"key":"e_1_3_2_1_39_1","volume-title":"MLCAD: A survey of research in machine learning for CAD keynote paper","author":"Rapp Martin","year":"2021","unstructured":"Martin Rapp, Hussam Amrouch, Yibo Lin, Bei Yu, David Z Pan, Marilyn Wolf, and J\u00f6rg Henkel. 2021. MLCAD: A survey of research in machine learning for CAD keynote paper. IEEE TCAD (2021)."},{"key":"e_1_3_2_1_40_1","volume-title":"Deep-speed: System optimizations enable training deep learning models with over 100 billion parameters. In KDD.","author":"Rasley Jeff","year":"2020","unstructured":"Jeff Rasley, Samyam Rajbhandari, Olatunji Ruwase, and Yuxiong He. 2020. Deep-speed: System optimizations enable training deep learning models with over 100 billion parameters. In KDD."},{"key":"e_1_3_2_1_41_1","volume-title":"Standardizing the measurement of text diversity: A tool and a comparative analysis of scores. arXiv preprint arXiv:2403.00553","author":"Shaib Chantal","year":"2024","unstructured":"Chantal Shaib, Joe Barrow, Jiuding Sun, Alexa F Siu, Byron C Wallace, and Ani Nenkova. 2024. Standardizing the measurement of text diversity: A tool and a comparative analysis of scores. arXiv preprint arXiv:2403.00553 (2024)."},{"key":"e_1_3_2_1_42_1","volume-title":"International Workshop on Deep Learning-aided Verification.","author":"Sun Chuyue","year":"2023","unstructured":"Chuyue Sun, Christopher Hahn, and Caroline Trippel. 2023. Towards Improving Verification Productivity with Circuit-Aware Translation of Natural Language to SystemVerilog Assertions. In International Workshop on Deep Learning-aided Verification."},{"key":"e_1_3_2_1_43_1","unstructured":"Synopsys. 2023. Design Compiler\u00ae RTL Synthesis. https:\/\/www.synopsys.com\/implementation-and-signoff\/rtl-synthesis-test\/design-compiler-nxt.html."},{"key":"e_1_3_2_1_44_1","unstructured":"Synopsys. 2023. VCS\u00ae functional verification solution. https:\/\/www.synopsys.com\/verification\/simulation\/vcs.html."},{"key":"e_1_3_2_1_45_1","doi-asserted-by":"crossref","unstructured":"Shailja Thakur Baleegh Ahmad Zhenxing Fan Hammond Pearce Benjamin Tan Ramesh Karri Brendan Dolan-Gavitt and Siddharth Garg. 2023. Benchmarking Large Language Models for Automated Verilog RTL Code Generation. In DATE.","DOI":"10.23919\/DATE56975.2023.10137086"},{"key":"e_1_3_2_1_46_1","volume-title":"AutoChip: Automating HDL Generation Using LLM Feedback. arXiv preprint arXiv:2311.04887","author":"Thakur Shailja","year":"2023","unstructured":"Shailja Thakur, Jason Blocklove, Hammond Pearce, Benjamin Tan, Siddharth Garg, and Ramesh Karri. 2023. AutoChip: Automating HDL Generation Using LLM Feedback. arXiv preprint arXiv:2311.04887 (2023)."},{"key":"e_1_3_2_1_47_1","volume-title":"Rtlfixer: Automatically fixing rtl syntax errors with large language models. arXiv preprint arXiv:2311.16543","author":"Tsai Yun Da","year":"2023","unstructured":"Yun Da Tsai, Mingjie Liu, and Haoxing Ren. 2023. Rtlfixer: Automatically fixing rtl syntax errors with large language models. arXiv preprint arXiv:2311.16543 (2023)."},{"key":"e_1_3_2_1_48_1","volume-title":"Goldmine: Automatic assertion generation using data mining and static analysis. In DATE.","author":"Vasudevan Shobha","year":"2010","unstructured":"Shobha Vasudevan, David Sheridan, Sanjay Patel, David Tcheng, Bill Tuohy, and Daniel Johnson. 2010. Goldmine: Automatic assertion generation using data mining and static analysis. In DATE."},{"key":"e_1_3_2_1_49_1","volume-title":"Large Language Model for Verilog Generation with Golden Code Feedback. arXiv preprint arXiv:2407.18271","author":"Wang Ning","year":"2024","unstructured":"Ning Wang, Bingkun Yao, Jie Zhou, Xi Wang, Zhe Jiang, and Nan Guan. 2024. Large Language Model for Verilog Generation with Golden Code Feedback. arXiv preprint arXiv:2407.18271 (2024)."},{"key":"e_1_3_2_1_50_1","doi-asserted-by":"publisher","DOI":"10.1145\/3510578"},{"key":"e_1_3_2_1_51_1","volume-title":"Intelligent Circuit Design and Implementation with Machine Learning. Ph. D. Dissertation","author":"Xie Zhiyao","unstructured":"Zhiyao Xie. 2022. Intelligent Circuit Design and Implementation with Machine Learning. Ph. D. Dissertation. Duke University."},{"key":"e_1_3_2_1_52_1","volume-title":"MEIC: Re-thinking RTL Debug Automation using LLMs. arXiv preprint arXiv:2405.06840","author":"Xu Ke","year":"2024","unstructured":"Ke Xu, Jialin Sun, et al. 2024. MEIC: Re-thinking RTL Debug Automation using LLMs. arXiv preprint arXiv:2405.06840 (2024)."},{"key":"e_1_3_2_1_53_1","doi-asserted-by":"crossref","unstructured":"Sichao Yang and Ye Yang. 2024. FormalEval: A Method for Automatic Evaluation of Code Generation via Large Language Models. In ISEDA.","DOI":"10.1109\/ISEDA62518.2024.10617643"},{"key":"e_1_3_2_1_54_1","volume-title":"Wenyi Xiao, Mingxuan Yuan, Yu Huang, Lei Chen, and Bei Yu.","author":"Yao Xufeng","year":"2024","unstructured":"Xufeng Yao, Haoyang Li, Tsz Ho Chan, Wenyi Xiao, Mingxuan Yuan, Yu Huang, Lei Chen, and Bei Yu. 2024. Hdldebugger: Streamlining hdl debugging with large language models. arXiv preprint arXiv:2403.11671 (2024)."},{"key":"e_1_3_2_1_55_1","doi-asserted-by":"crossref","unstructured":"Yongan Zhang Zhongzhi Yu et al. 2024. MG-Verilog: Multi-grained Dataset Towards Enhanced LLM-assisted Verilog Generation. arXiv preprint arXiv:2407.01910 (2024).","DOI":"10.1109\/LAD62341.2024.10691738"},{"key":"e_1_3_2_1_56_1","doi-asserted-by":"crossref","unstructured":"Junchen Zhao and Ian G Harris. 2019. Automatic assertion generation from natural language specifications using subtree analysis. In DATE.","DOI":"10.23919\/DATE.2019.8714857"},{"key":"e_1_3_2_1_57_1","unstructured":"Yang Zhao Di Huang et al. 2024. CodeV: Empowering LLMs for Verilog Generation through Multi-Level Summarization. arXiv preprint arXiv:2407.10424 (2024)."}],"event":{"name":"ICCAD '24: 43rd IEEE\/ACM International Conference on Computer-Aided Design","location":"Newark Liberty International Airport Marriott New York NY USA","acronym":"ICCAD '24","sponsor":["SIGDA ACM Special Interest Group on Design Automation","IEEE CAS","IEEE CEDA","IEEE EDS"]},"container-title":["Proceedings of the 43rd IEEE\/ACM International Conference on Computer-Aided Design"],"original-title":[],"link":[{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/3676536.3697118","content-type":"unspecified","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/dl.acm.org\/doi\/pdf\/10.1145\/3676536.3697118","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,6,19]],"date-time":"2025-06-19T01:18:45Z","timestamp":1750295925000},"score":1,"resource":{"primary":{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/3676536.3697118"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2024,10,27]]},"references-count":56,"alternative-id":["10.1145\/3676536.3697118","10.1145\/3676536"],"URL":"https:\/\/doi.org\/10.1145\/3676536.3697118","relation":{},"subject":[],"published":{"date-parts":[[2024,10,27]]},"assertion":[{"value":"2025-04-09","order":3,"name":"published","label":"Published","group":{"name":"publication_history","label":"Publication History"}}]}}