{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,3,5]],"date-time":"2026-03-05T15:46:36Z","timestamp":1772725596882,"version":"3.50.1"},"publisher-location":"New York, NY, USA","reference-count":65,"publisher":"ACM","license":[{"start":{"date-parts":[[2024,10,27]],"date-time":"2024-10-27T00:00:00Z","timestamp":1729987200000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/creativecommons.org\/licenses\/by-nd\/4.0\/"}],"content-domain":{"domain":["dl.acm.org"],"crossmark-restriction":true},"short-container-title":[],"published-print":{"date-parts":[[2024,10,27]]},"DOI":"10.1145\/3676536.3698874","type":"proceedings-article","created":{"date-parts":[[2025,4,9]],"date-time":"2025-04-09T13:21:20Z","timestamp":1744204880000},"page":"1-8","update-policy":"https:\/\/doi.org\/10.1145\/crossmark-policy","source":"Crossref","is-referenced-by-count":4,"title":["OpenSource Heterogeneous Chiplet-based Computing Architectures"],"prefix":"10.1145","author":[{"ORCID":"https:\/\/orcid.org\/0000-0002-2617-5007","authenticated-orcid":false,"given":"Adrian","family":"Evans","sequence":"first","affiliation":[{"name":"CEA\/LIST, Universit\u00e9 Grenoble Alpes, Grenoble, Is\u00e8re, France"}]},{"ORCID":"https:\/\/orcid.org\/0000-0003-0656-2023","authenticated-orcid":false,"given":"C\u00e9sar","family":"Fuguet","sequence":"additional","affiliation":[{"name":"CEA\/LIST, Universit\u00e9 Grenoble Alpes, Grenoble, Is\u00e8re, France"}]},{"ORCID":"https:\/\/orcid.org\/0009-0008-9727-6762","authenticated-orcid":false,"given":"Davy","family":"Million","sequence":"additional","affiliation":[{"name":"CEA\/LIST, Universit\u00e9 Grenoble Alpes, Grenoble, Is\u00e8re, France"}]}],"member":"320","published-online":{"date-parts":[[2025,4,9]]},"reference":[{"key":"e_1_3_2_1_1_1","volume-title":"Advanced Micro Devices. (July","author":"Devices Advanced Micro","year":"2024","unstructured":"Advanced Micro Devices. 2024. \"AMD Instinct MI300\" Instruction Set Architecture Reference Guide. Advanced Micro Devices. (July 2024)."},{"key":"e_1_3_2_1_2_1","unstructured":"2022. Advanced interface bus specification rev 2.0.3. (2022). https:\/\/github.com\/chipsalliance\/AIB-specification\/blob\/master\/AIB_Specification%202_0.pdf."},{"key":"e_1_3_2_1_3_1","volume-title":"IEEE 72nd Electronic Components and Technology Conference (ECTC).","author":"Agarwal Rahul","unstructured":"Rahul Agarwal, Patrick Cheng, Priyal Shah, Brett Wilkerson, Raja Swaminathan, John Wuu, and et al. 2022. 3d packaging for heterogeneous integration. In IEEE 72nd Electronic Components and Technology Conference (ECTC)."},{"key":"e_1_3_2_1_4_1","volume-title":"Proceedings of the 21st ACM International Conference on Computing Frontiers.","author":"Allart C\u00f4me","year":"2024","unstructured":"C\u00f4me Allart, Jean-Roch Coulon, Andr\u00e9 Sintzoff, Olivier Potin, and Jean-Baptiste Rigaud. 2024. Using a performance model to implement a superscalar cva6. In Proceedings of the 21st ACM International Conference on Computing Frontiers."},{"key":"e_1_3_2_1_5_1","doi-asserted-by":"publisher","DOI":"10.1109\/ISCA.2018.00031"},{"key":"e_1_3_2_1_6_1","unstructured":"2023. Amd instinct\u2122. (2023). https:\/\/www.amd.com\/content\/dam\/amd\/en\/documents\/instinct-tech-docs\/data-sheets\/amd-instinct-mi300a-data-sheet.pdf."},{"key":"e_1_3_2_1_7_1","volume-title":"57th ACM\/IEEE Design Automation Conference.","author":"Alon","unstructured":"Alon Amid et al. 2020. Invited: chipyard - an integrated soc research and implementation environment. In 57th ACM\/IEEE Design Automation Conference."},{"key":"e_1_3_2_1_8_1","unstructured":"Krste Asanovi\u0107 et al. 2016. The Rocket Chip Generator. Tech. rep. http:\/\/www2.eecs.berkeley.edu\/Pubs\/TechRpts\/2016\/EECS-2016-17.html."},{"key":"e_1_3_2_1_9_1","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2023.3288754"},{"key":"e_1_3_2_1_10_1","volume-title":"IEEE Symposium in Low-Power and High-Speed Chips.","author":"Raghuraman","unstructured":"Raghuraman Balasubramanian et al. 2015. Miaow-an open source rtl implementation of a gpgpu. In IEEE Symposium in Low-Power and High-Speed Chips."},{"key":"e_1_3_2_1_11_1","doi-asserted-by":"crossref","unstructured":"Jonathan Balkind Michael Schaffner Katie Lim Florian Zaruba Fei Gao Jinzheng Tu Luca Benini and David Wentzlaff. 2019. OpenPiton+Ariane: The First Open-Source SMP Linux-booting RISC-V System Scaling From One to Many Cores. In https:\/\/carrv.github.io\/2019\/papers\/carrv2019_paper_12.pdf.","DOI":"10.1145\/3366343"},{"key":"e_1_3_2_1_12_1","volume-title":"Proceedings of the 25th International Conference on Architectural Support for Programming Languages and Operating Systems.","author":"Jonathan","unstructured":"Jonathan Balkind et al. 2020. BYOC: A \"Bring Your Own Core\" Framework for Heterogeneous-ISA Research. In Proceedings of the 25th International Conference on Architectural Support for Programming Languages and Operating Systems."},{"key":"e_1_3_2_1_13_1","volume-title":"Proceedings of the Twenty-First International Conference on Architectural Support for Programming Languages and Operating Systems. ACM.","author":"Jonathan","unstructured":"Jonathan Balkind et al. 2016. OpenPiton: An Open Source Manycore Research Framework. In Proceedings of the Twenty-First International Conference on Architectural Support for Programming Languages and Operating Systems. ACM."},{"key":"e_1_3_2_1_14_1","unstructured":"2023. Bunch of wires (bow) phy specification v1.9d. (2023). https:\/\/opencomputeproject.github.io\/ODSA-BoW\/bow_specification.html."},{"key":"e_1_3_2_1_15_1","unstructured":"Christopher Celio Pi-Feng Chiu Borivoje Nikolic David A. Patterson and Krste Asanovi\u0107. 2017. BOOM v2: an open-source out-of-order RISC-V core. Tech. rep. http:\/\/www2.eecs.berkeley.edu\/Pubs\/TechRpts\/2017\/EECS-2017-157.html."},{"key":"e_1_3_2_1_16_1","first-page":"2","article-title":"The celerity open-source 511-core risc-v tiered accelerator fabric: fast architectures and design methodologies for fast chips","volume":"38","author":"Scott Davidson","year":"2018","unstructured":"Scott Davidson et al. 2018. The celerity open-source 511-core risc-v tiered accelerator fabric: fast architectures and design methodologies for fast chips. IEEE Micro, 38, 2.","journal-title":"IEEE Micro"},{"key":"e_1_3_2_1_17_1","doi-asserted-by":"crossref","unstructured":"Maico Cassel Dos Santos et al. 2024. A 12nm Linux-SMP-Capable RISC-V SoC with 14 Accelerator Types Distributed Hardware Power Management and Flexible NoC-Based Data Orchestration. In IEEE 2024 ISSCC.","DOI":"10.1109\/ISSCC49657.2024.10454572"},{"key":"e_1_3_2_1_18_1","doi-asserted-by":"publisher","DOI":"10.1145\/2830772.2830832"},{"key":"e_1_3_2_1_19_1","doi-asserted-by":"publisher","DOI":"10.1145\/3587135.3591413"},{"key":"e_1_3_2_1_20_1","doi-asserted-by":"crossref","unstructured":"Fei Gao et al. 2023. DECADES: A 67mm2 1.46TOPS 55 Giga Cache-Coherent 64-bit RISC-V Instructions per second Heterogeneous Manycore SoC with 109 Tiles including Accelerators Intelligent Storage and eFPGA in 12nm FinFET. In 2023 IEEE Custom Integrated Circuits Conference (CICC).","DOI":"10.1109\/CICC57935.2023.10121257"},{"key":"e_1_3_2_1_21_1","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2017.2654506"},{"key":"e_1_3_2_1_22_1","unstructured":"Hasan Genc et al. 2019. Gemmini: an agile systolic array generator enabling systematic evaluations of deep-learning architectures. CoRR abs\/1911.09925. http:\/\/arxiv.org\/abs\/1911.09925 arXiv: 1911.09925."},{"key":"e_1_3_2_1_23_1","volume-title":"Paolo Mantovani, and Luca P. Carloni.","author":"Giri Davide","year":"2020","unstructured":"Davide Giri, Kuan-Lin Chiu, Giuseppe Di Guglielmo, Paolo Mantovani, and Luca P. Carloni. 2020. ESP4ML: Platform-Based Design of Systems-on-Chip for Embedded Machine Learning. In 2020 Design, Automation & Test in Europe."},{"key":"e_1_3_2_1_24_1","doi-asserted-by":"publisher","DOI":"10.1109\/MM.2021.3073893"},{"key":"e_1_3_2_1_25_1","volume-title":"NoC-Based Support of Heterogeneous Cache-Coherence Models for Accelerators. In Twelfth IEEE\/ACM International Symposium on Networks-on-Chip (NOCS).","author":"Giri Davide","unstructured":"Davide Giri, Paolo Mantovani, and Luca P. Carloni. 2018. NoC-Based Support of Heterogeneous Cache-Coherence Models for Accelerators. In Twelfth IEEE\/ACM International Symposium on Networks-on-Chip (NOCS)."},{"key":"e_1_3_2_1_26_1","volume-title":"Proceedings of the 24th Asia and South Pacific Design Automation Conference.","author":"Giri Davide","unstructured":"Davide Giri, Paolo Mantovani, and Luca P. Carloni. 2019. Runtime reconfigurable memory hierarchy in embedded scalable platforms. In Proceedings of the 24th Asia and South Pacific Design Automation Conference."},{"key":"e_1_3_2_1_27_1","unstructured":"2023. Glasswing gw12-500 usr. (2023). https:\/\/www.kandou.com\/wp-content\/uploads\/2023\/06\/KA-010244-PB-1-GW12-500-USR-Product-Brief.pdf."},{"key":"e_1_3_2_1_28_1","volume-title":"IEEE International Solid- State Circuits Conference.","author":"Wilfred","unstructured":"Wilfred Gomes et al. 2022. Ponte Vecchio:A Multi-Tile 3D Stacked Processor for Exascale Computing. In IEEE International Solid- State Circuits Conference."},{"key":"e_1_3_2_1_30_1","volume-title":"Pocl: A Performance-Portable OpenCL Implementation. arXiv Version Number: 1. https:\/\/arxiv.org\/abs\/1611.07083.","author":"Pekka J\u00e4\u00e4skel\u00e4inen","year":"2016","unstructured":"Pekka J\u00e4\u00e4skel\u00e4inen et al. 2016. Pocl: A Performance-Portable OpenCL Implementation. arXiv Version Number: 1. https:\/\/arxiv.org\/abs\/1611.07083."},{"key":"e_1_3_2_1_31_1","volume-title":"IEEE 48th European Solid State Circuits Conference.","author":"Tianyu","unstructured":"Tianyu Jia et al. 2022. A 12nm Agile-Designed SoC for Swarm-Based Perception with Heterogeneous IP Blocks, a Reconfigurable Memory Hierarchy, and an 800MHz Multi-Plane NoC. In IEEE 48th European Solid State Circuits Conference."},{"key":"e_1_3_2_1_32_1","doi-asserted-by":"publisher","DOI":"10.1109\/HCS55958.2022.9895631"},{"key":"e_1_3_2_1_33_1","volume-title":"Agiler: an adaptive heterogeneous tile-based many-core architecture for risc-v processors","author":"Kamaleldin Ahmed","unstructured":"Ahmed Kamaleldin and Diana G\u00f6hringer. 2022. Agiler: an adaptive heterogeneous tile-based many-core architecture for risc-v processors. IEEE Access."},{"key":"e_1_3_2_1_34_1","doi-asserted-by":"publisher","DOI":"10.23919\/EDHPC59100.2023.10396370"},{"key":"e_1_3_2_1_35_1","doi-asserted-by":"publisher","DOI":"10.1145\/3295816.3295821"},{"key":"e_1_3_2_1_36_1","doi-asserted-by":"publisher","DOI":"10.1109\/TPDS.2022.3189390"},{"key":"e_1_3_2_1_37_1","volume-title":"OpenPiton Optimizations Towards High Performance Manycores. In 16th International Workshop on Network on Chip Architectures.","author":"Neiel","unstructured":"Neiel Leyva et al. 2023. OpenPiton Optimizations Towards High Performance Manycores. In 16th International Workshop on Network on Chip Architectures."},{"key":"e_1_3_2_1_38_1","volume-title":"CIFER: A Cache-Coherent 12-nm 16-mm2 SoC With Four 64-Bit RISC-V Application Cores, 18 32-Bit RISC-V Compute Cores, and a 1541 LUT6\/mm2 Synthesizable eFPGA","author":"Ang Li","year":"2023","unstructured":"Ang Li et al. 2023. CIFER: A Cache-Coherent 12-nm 16-mm2 SoC With Four 64-Bit RISC-V Application Cores, 18 32-Bit RISC-V Compute Cores, and a 1541 LUT6\/mm2 Synthesizable eFPGA. IEEE Solid-State Circuits Letters, 6."},{"key":"e_1_3_2_1_39_1","volume-title":"A Reconfigurable Interconnect Network for a Piton Multichip System. Princeton Senior Theses","author":"Liang Xiaohua","unstructured":"Xiaohua Liang. 2016. A Reconfigurable Interconnect Network for a Piton Multichip System. Princeton Senior Theses. Princeton University."},{"key":"e_1_3_2_1_40_1","doi-asserted-by":"publisher","DOI":"10.1145\/3289602.3293958"},{"key":"e_1_3_2_1_41_1","doi-asserted-by":"publisher","DOI":"10.1109\/CICC51472.2021.9431555"},{"key":"e_1_3_2_1_42_1","volume-title":"Proceedings of the 39th International Conference on Computer-Aided Design (ICCAD).","author":"Paolo","unstructured":"Paolo Mantovani et al. 2020. Agile SoC development with open ESP. In Proceedings of the 39th International Conference on Computer-Aided Design (ICCAD)."},{"key":"e_1_3_2_1_43_1","volume-title":"International Conference on Field-Programmable Technology.","author":"Susumu","unstructured":"Susumu Mashimo et al. 2019. An open source fpga-optimized out-of-order risc-v soft processor. In International Conference on Field-Programmable Technology."},{"key":"e_1_3_2_1_44_1","volume-title":"Proceedings 2018 IEEE HPCA.","author":"Michael","unstructured":"Michael McKeown et al. 2018. Power and Energy Characterization of an Open Source 25-Core Manycore Processor. In Proceedings 2018 IEEE HPCA."},{"key":"e_1_3_2_1_45_1","volume-title":"Automation & Test in Europe Conference & Exhibition (DATE).","author":"Million Davy","year":"2024","unstructured":"Davy Million, Noelia Oliete-Escu\u00edn, and C\u00e9sar Fuguet. 2024. Breaking the memory wall with a flexible open-source l1 data-cache. In 2024 Design, Automation & Test in Europe Conference & Exhibition (DATE)."},{"key":"e_1_3_2_1_46_1","volume-title":"2023 IEEE International Solid-State Circuits Conference (ISSCC).","author":"Benjamin","unstructured":"Benjamin Munger et al. 2023. \"zen 4\": the amd 5nm 5.7ghz x86-64 microprocessor core. In 2023 IEEE International Solid-State Circuits Conference (ISSCC)."},{"key":"e_1_3_2_1_47_1","doi-asserted-by":"crossref","unstructured":"Gianna Paulin et al. 2024. Occamy: A 432-Core 28.1 DP-GFLOP\/s\/W 83% FPU Utilization Dual-Chiplet Dual-HBM2E RISC-V-based Accelerator for Stencil and Sparse Linear Algebra Computations with 8-to-64-bit Floating-Point Support in 12nm FinFET. https:\/\/arxiv.org\/abs\/2406.15068.","DOI":"10.1109\/VLSITechnologyandCir46783.2024.10631529"},{"key":"e_1_3_2_1_48_1","volume-title":"Design of a Scalable Memory System for a Multi-Node","author":"Payne Samuel","unstructured":"Samuel Payne. 2014. Design of a Scalable Memory System for a Multi-Node, Many-Core Computing System. Princeton Senior Theses. Princeton University."},{"key":"e_1_3_2_1_49_1","doi-asserted-by":"publisher","DOI":"10.1109\/HPCA47549.2020.00054"},{"key":"e_1_3_2_1_50_1","doi-asserted-by":"crossref","unstructured":"Davide Rossi et al. 2017. Energy-Efficient Near-Threshold Parallel Computing: The PULPv2 Cluster. IEEE Micro 37 5 (Sept. 2017).","DOI":"10.1109\/MM.2017.3711645"},{"key":"e_1_3_2_1_51_1","unstructured":"Henry Cook SiFive. 2017. Diplomatic design patterns: a tilelink case study. https:\/\/carrv.github.io\/2017\/papers\/cook-diplomacy-carrv2017.pdf."},{"key":"e_1_3_2_1_52_1","volume-title":"48th Annual IEEE\/ACM International Symposium on Microarchitecture.","author":"Sinclair Matthew D.","unstructured":"Matthew D. Sinclair, Johnathan Alsop, and Sarita V. Adve. 2015. Efficient gpu synchronization without scopes: saying no to complex consistency models. In 48th Annual IEEE\/ACM International Symposium on Microarchitecture."},{"key":"e_1_3_2_1_53_1","volume-title":"2024 IEEE International Solid-State Circuits Conference (ISSCC).","volume":"67","author":"Alan","unstructured":"Alan Smith et al. 2024. Amd instinct\u2122 mi300 series modular chiplet package - hpc and ai accelerator for exa-class systems. In 2024 IEEE International Solid-State Circuits Conference (ISSCC). Vol. 67."},{"key":"e_1_3_2_1_54_1","volume-title":"an Open Source RISC-V Multicore, and its Ecosystem. Tech. rep","author":"Taylor Michael","unstructured":"Michael Taylor. 2023. BlackParrot, an Open Source RISC-V Multicore, and its Ecosystem. Tech. rep. University of Washington Office of Sponsored Programs."},{"key":"e_1_3_2_1_55_1","volume-title":"Vortex: Extending the RISC-VISA for GPGPU and 3D-GraphicsResearch. arXiv Version Number: 1. https:\/\/arxiv.org\/abs\/2110.10857.","author":"Tine Blaise","year":"2021","unstructured":"Blaise Tine, Fares Elsabbagh, Krishna Yalamarthy, and Hyesoon Kim. 2021. Vortex: Extending the RISC-VISA for GPGPU and 3D-GraphicsResearch. arXiv Version Number: 1. https:\/\/arxiv.org\/abs\/2110.10857."},{"key":"e_1_3_2_1_56_1","doi-asserted-by":"crossref","unstructured":"2023. Universal chiplet interconnect express (ucie) specification revision 1.1. (2023). https:\/\/www.uciexpress.org\/specifications.","DOI":"10.4071\/001c.90200"},{"key":"e_1_3_2_1_57_1","doi-asserted-by":"crossref","unstructured":"Luca Valente Yvan Tortorella Mattia Sinigaglia Giuseppe Tagliavini Alessandro Capotondi Luca Benini and Davide Rossi. 2022. HULK-V: a Heterogeneous Ultra-low-power Linux capable RISC-V SoC. https:\/\/arxiv.org\/abs\/2211.14944.","DOI":"10.23919\/DATE56975.2023.10137252"},{"key":"e_1_3_2_1_59_1","first-page":"1","article-title":"IntAct: A 96-Core Processor With Six Chiplets 3D-Stacked on an Active Interposer With Distributed Interconnects and Integrated Power Management","volume":"56","author":"Pascal Vivet","year":"2021","unstructured":"Pascal Vivet et al. 2021. IntAct: A 96-Core Processor With Six Chiplets 3D-Stacked on an Active Interposer With Distributed Interconnects and Integrated Power Management. IEEE Journal of Solid-State Circuits, 56, 1.","journal-title":"IEEE Journal of Solid-State Circuits"},{"key":"e_1_3_2_1_60_1","doi-asserted-by":"publisher","DOI":"10.1145\/3582016.3582059"},{"key":"e_1_3_2_1_61_1","volume-title":"55th IEEE\/ACM Symposium on Microarchitecture.","author":"Yinan","unstructured":"Yinan Xu et al. 2022. Towards developing high performance risc-v processors using agile methodology. In 55th IEEE\/ACM Symposium on Microarchitecture."},{"key":"e_1_3_2_1_62_1","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2019.2926114"},{"key":"e_1_3_2_1_63_1","doi-asserted-by":"publisher","DOI":"10.1109\/MM.2020.3045564"},{"key":"e_1_3_2_1_64_1","doi-asserted-by":"publisher","DOI":"10.1109\/TC.2020.3027900"},{"key":"e_1_3_2_1_65_1","first-page":"1","article-title":"Heterogeneous 3d integration for a risc-v system with stt-mram","volume":"19","author":"Lingjun Zhu","year":"2020","unstructured":"Lingjun Zhu et al. 2020. Heterogeneous 3d integration for a risc-v system with stt-mram. IEEE Computer Architecture Letters, 19, 1.","journal-title":"IEEE Computer Architecture Letters"},{"key":"e_1_3_2_1_66_1","volume-title":"Hardware implementation and evaluation of the Spandex cache coherence protocol. Master Thesis","author":"Zhu Zeran","unstructured":"Zeran Zhu. 2021. Hardware implementation and evaluation of the Spandex cache coherence protocol. Master Thesis. University of Illinois at Urbana-Champaign."},{"key":"e_1_3_2_1_67_1","volume-title":"Carloni","author":"Zuckerman Joseph","year":"2022","unstructured":"Joseph Zuckerman, Paolo Mantovani, Davide Giri, and Luca P. Carloni. 2022. Enabling Heterogeneous, Multicore SoC Research with RISC-V and ESP. Version Number: 1. (2022). https:\/\/arxiv.org\/abs\/2206.01901."}],"event":{"name":"ICCAD '24: 43rd IEEE\/ACM International Conference on Computer-Aided Design","location":"Newark Liberty International Airport Marriott New York NY USA","acronym":"ICCAD '24","sponsor":["SIGDA ACM Special Interest Group on Design Automation","IEEE CAS","IEEE CEDA","IEEE EDS"]},"container-title":["Proceedings of the 43rd IEEE\/ACM International Conference on Computer-Aided Design"],"original-title":[],"link":[{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/3676536.3698874","content-type":"unspecified","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/dl.acm.org\/doi\/pdf\/10.1145\/3676536.3698874","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,6,19]],"date-time":"2025-06-19T01:18:46Z","timestamp":1750295926000},"score":1,"resource":{"primary":{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/3676536.3698874"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2024,10,27]]},"references-count":65,"alternative-id":["10.1145\/3676536.3698874","10.1145\/3676536"],"URL":"https:\/\/doi.org\/10.1145\/3676536.3698874","relation":{},"subject":[],"published":{"date-parts":[[2024,10,27]]},"assertion":[{"value":"2025-04-09","order":3,"name":"published","label":"Published","group":{"name":"publication_history","label":"Publication History"}}]}}