{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,3,13]],"date-time":"2026-03-13T15:04:03Z","timestamp":1773414243951,"version":"3.50.1"},"publisher-location":"New York, NY, USA","reference-count":30,"publisher":"ACM","license":[{"start":{"date-parts":[[2024,10,27]],"date-time":"2024-10-27T00:00:00Z","timestamp":1729987200000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/creativecommons.org\/licenses\/by\/4.0\/"}],"funder":[{"name":"Arizona Board of Regents (ABOR)","award":["Technology and Research Initiative Fund (TRIF)"],"award-info":[{"award-number":["Technology and Research Initiative Fund (TRIF)"]}]},{"DOI":"10.13039\/100000001","name":"NSF (National Science Foundation)","doi-asserted-by":"publisher","award":["1844952"],"award-info":[{"award-number":["1844952"]}],"id":[{"id":"10.13039\/100000001","id-type":"DOI","asserted-by":"publisher"}]}],"content-domain":{"domain":["dl.acm.org"],"crossmark-restriction":true},"short-container-title":[],"published-print":{"date-parts":[[2024,10,27]]},"DOI":"10.1145\/3676536.3699507","type":"proceedings-article","created":{"date-parts":[[2025,4,9]],"date-time":"2025-04-09T13:26:26Z","timestamp":1744205186000},"page":"1-8","update-policy":"https:\/\/doi.org\/10.1145\/crossmark-policy","source":"Crossref","is-referenced-by-count":5,"title":["Are LLMs Any Good for High-Level Synthesis?"],"prefix":"10.1145","author":[{"ORCID":"https:\/\/orcid.org\/0000-0002-9116-1306","authenticated-orcid":false,"given":"Yuchao","family":"Liao","sequence":"first","affiliation":[{"name":"Electrical and Computer Engineering, University of Arizona, Tucson, AZ, United States"}]},{"ORCID":"https:\/\/orcid.org\/0000-0002-2800-4834","authenticated-orcid":false,"given":"Tosiron","family":"Adegbija","sequence":"additional","affiliation":[{"name":"Electrical and Computer Engineering, University of Arizona, Tucson, AZ, USA"}]},{"ORCID":"https:\/\/orcid.org\/0000-0002-5000-0848","authenticated-orcid":false,"given":"Roman","family":"Lysecky","sequence":"additional","affiliation":[{"name":"Electrical and Computer Engineering, University of Arizona, Tucson, AZ, USA"}]}],"member":"320","published-online":{"date-parts":[[2025,4,9]]},"reference":[{"key":"e_1_3_2_1_1_1","doi-asserted-by":"publisher","DOI":"10.1109\/TIFS.2024.3374558"},{"key":"e_1_3_2_1_2_1","volume-title":"RTL-Repo: A Benchmark for Evaluating LLMs on Large-Scale RTL Design Projects. arXiv preprint arXiv:2405.17378","author":"Allam Ahmed","year":"2024","unstructured":"Ahmed Allam and Mohamed Shalan. 2024. RTL-Repo: A Benchmark for Evaluating LLMs on Large-Scale RTL Design Projects. arXiv preprint arXiv:2405.17378 (2024)."},{"key":"e_1_3_2_1_3_1","volume-title":"LLM-Aided Testbench Generation and Bug Detection for Finite-State Machines. arXiv preprint arXiv:2406.17132","author":"Bhandari Jitendra","year":"2024","unstructured":"Jitendra Bhandari, Johann Knechtel, Ramesh Narayanaswamy, Siddharth Garg, and Ramesh Karri. 2024. LLM-Aided Testbench Generation and Bug Detection for Finite-State Machines. arXiv preprint arXiv:2406.17132 (2024)."},{"key":"e_1_3_2_1_4_1","doi-asserted-by":"publisher","DOI":"10.1109\/MLCAD58807.2023.10299874"},{"key":"e_1_3_2_1_5_1","doi-asserted-by":"crossref","unstructured":"Kaiyan Chang Zhirong Chen Yunhao Zhou Wenlong Zhu Haobo Xu Cangyuan Li Mengdi Wang Shengwen Liang Huawei Li Yinhe Han et al. 2024. Natural language is not enough: Benchmarking multi-modal generative AI for Verilog generation. arXiv preprint arXiv:2407.08473 (2024).","DOI":"10.1145\/3676536.3676679"},{"key":"e_1_3_2_1_6_1","volume-title":"ChipGPT: How far are we from natural language hardware design. arXiv preprint arXiv:2305.14019","author":"Chang Kaiyan","year":"2023","unstructured":"Kaiyan Chang, Ying Wang, Haimeng Ren, Mengdi Wang, Shengwen Liang, Yinhe Han, Huawei Li, and Xiaowei Li. 2023. ChipGPT: How far are we from natural language hardware design. arXiv preprint arXiv:2305.14019 (2023)."},{"key":"e_1_3_2_1_7_1","volume-title":"C2HLSC: Can LLMs Bridge the Software-to-Hardware Design Gap? arXiv preprint arXiv:2406.09233","author":"Collini Luca","year":"2024","unstructured":"Luca Collini, Siddharth Garg, and Ramesh Karri. 2024. C2HLSC: Can LLMs Bridge the Software-to-Hardware Design Gap? arXiv preprint arXiv:2406.09233 (2024)."},{"key":"e_1_3_2_1_8_1","doi-asserted-by":"publisher","DOI":"10.1109\/MDT.2009.69"},{"key":"e_1_3_2_1_9_1","volume-title":"Powering Intelligence: Analyzing Artificial Intelligence and Data Center Energy Consumption. Technical Report","author":"Electric Power Research Institute","year":"2024","unstructured":"Electric Power Research Institute. 2024. Powering Intelligence: Analyzing Artificial Intelligence and Data Center Energy Consumption. Technical Report. Electric Power Research Institute (EPRI). https:\/\/www.epri.com\/research\/products\/3002028905"},{"key":"e_1_3_2_1_10_1","doi-asserted-by":"publisher","DOI":"10.1109\/ASP-DAC58780.2024.10473927"},{"key":"e_1_3_2_1_11_1","doi-asserted-by":"publisher","DOI":"10.1109\/ICCAD57390.2023.10323953"},{"key":"e_1_3_2_1_12_1","volume-title":"Llm-assisted generation of hardware assertions. arXiv preprint arXiv:2306.14027","author":"Kande Rahul","year":"2023","unstructured":"Rahul Kande, Hammond Pearce, Benjamin Tan, Brendan Dolan-Gavitt, Shailja Thakur, Ramesh Karri, and Jeyavijayan Rajendran. 2023. Llm-assisted generation of hardware assertions. arXiv preprint arXiv:2306.14027 (2023)."},{"key":"e_1_3_2_1_13_1","doi-asserted-by":"publisher","DOI":"10.1145\/3566097.3567841"},{"key":"e_1_3_2_1_14_1","doi-asserted-by":"publisher","DOI":"10.1109\/ICCAD57390.2023.10323812"},{"key":"e_1_3_2_1_15_1","doi-asserted-by":"publisher","DOI":"10.1109\/ASP-DAC58780.2024.10473904"},{"key":"e_1_3_2_1_16_1","volume-title":"Leveraging High-Level Synthesis and Large Language Models to Generate, Simulate, and Deploy a Uniform Random Number Generator Hardware Design. arXiv preprint arXiv:2311.03489","author":"Meech James T","year":"2023","unstructured":"James T Meech. 2023. Leveraging High-Level Synthesis and Large Language Models to Generate, Simulate, and Deploy a Uniform Random Number Generator Hardware Design. arXiv preprint arXiv:2311.03489 (2023)."},{"key":"e_1_3_2_1_17_1","volume-title":"A Multi-Expert Large Language Model Architecture for Verilog Code Generation. arXiv preprint arXiv:2404.08029","author":"Nadimi Bardia","year":"2024","unstructured":"Bardia Nadimi and Hao Zheng. 2024. A Multi-Expert Large Language Model Architecture for Verilog Code Generation. arXiv preprint arXiv:2404.08029 (2024)."},{"key":"e_1_3_2_1_18_1","volume-title":"Generating secure hardware using chatgpt resistant to cwes. Cryptology ePrint Archive","author":"Nair Madhav","year":"2023","unstructured":"Madhav Nair, Rajat Sadhukhan, and Debdeep Mukhopadhyay. 2023. Generating secure hardware using chatgpt resistant to cwes. Cryptology ePrint Archive (2023)."},{"key":"e_1_3_2_1_19_1","unstructured":"Marcelo Orenes-Vera Margaret Martonosi and David Wentzlaff. 2023. Using LLMs to Facilitate Formal Verification of RTL. arXiv:2309.09437 [cs.AR] https:\/\/arxiv.org\/abs\/2309.09437"},{"key":"e_1_3_2_1_20_1","unstructured":"Louis-No\u00ebl Pouchet and Tomofumi Yuki. 2012. Polyhedral Benchmark suite. https:\/\/web.cs.ucla.edu\/~pouchet\/software\/polybench\/ Accessed: 8\/12\/2024."},{"key":"e_1_3_2_1_21_1","volume-title":"Rolf Drechsler, Ulf Schlichtmann, and Bing Li.","author":"Qiu Ruidi","year":"2024","unstructured":"Ruidi Qiu, Grace Li Zhang, Rolf Drechsler, Ulf Schlichtmann, and Bing Li. 2024. AutoBench: Automatic Testbench Generation and Evaluation Using LLMs for HDL Design. arXiv preprint arXiv:2407.03891 (2024)."},{"key":"e_1_3_2_1_22_1","doi-asserted-by":"publisher","DOI":"10.1145\/3381831"},{"key":"e_1_3_2_1_23_1","unstructured":"Sneha Swaroopa Rijoy Mukherjee Anushka Debnath and Rajat Subhra Chakraborty. 2024. Evaluating Large Language Models for Automatic Register Transfer Logic Generation via High-Level Synthesis. arXiv:2408.02793 [cs.AR] https:\/\/arxiv.org\/abs\/2408.02793"},{"key":"e_1_3_2_1_24_1","unstructured":"Zhuofu Tao Yichen Shi Yiru Huo Rui Ye Zonghang Li Li Huang Chen Wu Na Bai Zhiping Yu Ting-Jung Lin et al. 2024. AMSNet: Netlist Dataset for AMS Circuits. arXiv preprint arXiv:2405.09045 (2024)."},{"key":"e_1_3_2_1_25_1","volume-title":"Automation & Test in Europe Conference & Exhibition (DATE). IEEE, 1--6.","author":"Thakur Shailja","year":"2023","unstructured":"Shailja Thakur, Baleegh Ahmad, Zhenxing Fan, Hammond Pearce, Benjamin Tan, Ramesh Karri, Brendan Dolan-Gavitt, and Siddharth Garg. 2023. Benchmarking large language models for automated verilog rtl code generation. In 2023 Design, Automation & Test in Europe Conference & Exhibition (DATE). IEEE, 1--6."},{"key":"e_1_3_2_1_26_1","doi-asserted-by":"publisher","DOI":"10.1145\/3643681"},{"key":"e_1_3_2_1_27_1","volume-title":"VHDL-Eval: A Framework for Evaluating Large Language Models in VHDL Code Generation. arXiv preprint arXiv:2406.04379","author":"Vijayaraghavan Prashanth","year":"2024","unstructured":"Prashanth Vijayaraghavan, Luyao Shi, Stefano Ambrogio, Charles Mackin, Apoorva Nitsure, David Beymer, and Ehsan Degan. 2024. VHDL-Eval: A Framework for Evaluating Large Language Models in VHDL Code Generation. arXiv preprint arXiv:2406.04379 (2024)."},{"key":"e_1_3_2_1_28_1","volume-title":"2024 29th Asia and South Pacific Design Automation Conference (ASP-DAC). IEEE, 435--441","author":"Wan Lily Jiaxin","year":"2024","unstructured":"Lily Jiaxin Wan, Yingbing Huang, Yuhong Li, Hanchen Ye, Jinghua Wang, Xiaofan Zhang, and Deming Chen. 2024. Software\/hardware co-design for llm and its application for design verification. In 2024 29th Asia and South Pacific Design Automation Conference (ASP-DAC). IEEE, 435--441."},{"key":"e_1_3_2_1_29_1","volume-title":"Xunzhao Yin, Cheng Zhuo, Ulf Schlichtmann, and Bing Li.","author":"Xu Kangwei","year":"2024","unstructured":"Kangwei Xu, Grace Li Zhang, Xunzhao Yin, Cheng Zhuo, Ulf Schlichtmann, and Bing Li. 2024. Automated C\/C++ Program Repair for High-Level Synthesis via Large Language Models. arXiv preprint arXiv:2407.03889 (2024)."},{"key":"e_1_3_2_1_30_1","unstructured":"Wayne Xin Zhao Kun Zhou Junyi Li Tianyi Tang Xiaolei Wang Yupeng Hou Yingqian Min Beichen Zhang Junjie Zhang Zican Dong et al. 2023. A survey of large language models. arXiv preprint arXiv:2303.18223 (2023)."}],"event":{"name":"ICCAD '24: 43rd IEEE\/ACM International Conference on Computer-Aided Design","location":"Newark Liberty International Airport Marriott New York NY USA","acronym":"ICCAD '24","sponsor":["SIGDA ACM Special Interest Group on Design Automation","IEEE CAS","IEEE CEDA","IEEE EDS"]},"container-title":["Proceedings of the 43rd IEEE\/ACM International Conference on Computer-Aided Design"],"original-title":[],"link":[{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/3676536.3699507","content-type":"unspecified","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/dl.acm.org\/doi\/pdf\/10.1145\/3676536.3699507","content-type":"application\/pdf","content-version":"vor","intended-application":"syndication"},{"URL":"https:\/\/dl.acm.org\/doi\/pdf\/10.1145\/3676536.3699507","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,6,19]],"date-time":"2025-06-19T01:18:46Z","timestamp":1750295926000},"score":1,"resource":{"primary":{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/3676536.3699507"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2024,10,27]]},"references-count":30,"alternative-id":["10.1145\/3676536.3699507","10.1145\/3676536"],"URL":"https:\/\/doi.org\/10.1145\/3676536.3699507","relation":{},"subject":[],"published":{"date-parts":[[2024,10,27]]},"assertion":[{"value":"2025-04-09","order":3,"name":"published","label":"Published","group":{"name":"publication_history","label":"Publication History"}}]}}