{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,6,13]],"date-time":"2026-06-13T00:52:29Z","timestamp":1781311949880,"version":"3.54.1"},"publisher-location":"New York, NY, USA","reference-count":75,"publisher":"ACM","license":[{"start":{"date-parts":[[2025,3,30]],"date-time":"2025-03-30T00:00:00Z","timestamp":1743292800000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/www.acm.org\/publications\/policies\/copyright_policy#Background"}],"funder":[{"DOI":"10.13039\/501100006374","name":"Semiconductor Research Corporation","doi-asserted-by":"publisher","id":[{"id":"10.13039\/501100006374","id-type":"DOI","asserted-by":"publisher"}]}],"content-domain":{"domain":["dl.acm.org"],"crossmark-restriction":true},"short-container-title":[],"published-print":{"date-parts":[[2025,3,30]]},"DOI":"10.1145\/3676641.3711999","type":"proceedings-article","created":{"date-parts":[[2025,3,27]],"date-time":"2025-03-27T16:47:32Z","timestamp":1743094052000},"page":"604-621","update-policy":"https:\/\/doi.org\/10.1145\/crossmark-policy","source":"Crossref","is-referenced-by-count":21,"title":["M5: Mastering Page Migration and Memory Management for CXL-based Tiered Memory Systems"],"prefix":"10.1145","author":[{"ORCID":"https:\/\/orcid.org\/0009-0007-5128-4399","authenticated-orcid":false,"given":"Yan","family":"Sun","sequence":"first","affiliation":[{"name":"University of Illinois, Urbana, Illinois, USA"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"ORCID":"https:\/\/orcid.org\/0000-0002-6877-0189","authenticated-orcid":false,"given":"Jongyul","family":"Kim","sequence":"additional","affiliation":[{"name":"University of Illinois, Urbana, Illinois, USA"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"ORCID":"https:\/\/orcid.org\/0009-0006-6250-5110","authenticated-orcid":false,"given":"Zeduo","family":"Yu","sequence":"additional","affiliation":[{"name":"University of Illinois, Urbana, Illinois, USA"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"ORCID":"https:\/\/orcid.org\/0000-0002-2067-8914","authenticated-orcid":false,"given":"Jiyuan","family":"Zhang","sequence":"additional","affiliation":[{"name":"University of Illinois, Urbana, Illinois, USA"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"ORCID":"https:\/\/orcid.org\/0000-0003-4879-6418","authenticated-orcid":false,"given":"Siyuan","family":"Chai","sequence":"additional","affiliation":[{"name":"University of Illinois, Urbana, Illinois, USA"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"ORCID":"https:\/\/orcid.org\/0000-0001-9987-9809","authenticated-orcid":false,"given":"Michael Jaemin","family":"Kim","sequence":"additional","affiliation":[{"name":"Seoul National University, Seoul, Republic of Korea"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"ORCID":"https:\/\/orcid.org\/0000-0002-2466-9273","authenticated-orcid":false,"given":"Hwayong","family":"Nam","sequence":"additional","affiliation":[{"name":"Seoul National University, Seoul, Republic of Korea"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"ORCID":"https:\/\/orcid.org\/0000-0001-5623-6985","authenticated-orcid":false,"given":"Jaehyun","family":"Park","sequence":"additional","affiliation":[{"name":"Seoul National University, Seoul, Republic of Korea"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"ORCID":"https:\/\/orcid.org\/0009-0003-2640-9277","authenticated-orcid":false,"given":"Eojin","family":"Na","sequence":"additional","affiliation":[{"name":"Seoul National University, Seoul, Republic of Korea"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"ORCID":"https:\/\/orcid.org\/0000-0002-8389-2133","authenticated-orcid":false,"given":"Yifan","family":"Yuan","sequence":"additional","affiliation":[{"name":"Intel Labs, Hillsboro, Oregon, USA"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"ORCID":"https:\/\/orcid.org\/0009-0005-2937-5804","authenticated-orcid":false,"given":"Ren","family":"Wang","sequence":"additional","affiliation":[{"name":"Intel Labs, Hillsboro, Oregon, USA"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"ORCID":"https:\/\/orcid.org\/0000-0003-1733-1394","authenticated-orcid":false,"given":"Jung Ho","family":"Ahn","sequence":"additional","affiliation":[{"name":"Seoul National University, Seoul, Republic of Korea"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"ORCID":"https:\/\/orcid.org\/0000-0003-4443-8170","authenticated-orcid":false,"given":"Tianyin","family":"Xu","sequence":"additional","affiliation":[{"name":"University of Illinois, Urbana, Illinois, USA"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"ORCID":"https:\/\/orcid.org\/0000-0002-0442-5634","authenticated-orcid":false,"given":"Nam Sung","family":"Kim","sequence":"additional","affiliation":[{"name":"University of Illinois, Urbana, Illinois, USA"}],"role":[{"vocabulary":"crossref","role":"author"}]}],"member":"320","published-online":{"date-parts":[[2025,3,30]]},"reference":[{"key":"e_1_3_2_1_1_1","volume-title":"accessed","author":"Mughrabi Abdullah T.","year":"2024","unstructured":"Abdullah T. Mughrabi. accessed in 2024. GraphBrew GAPBS. https:\/\/github.com\/UVA-LavaLab\/GraphBrew."},{"key":"e_1_3_2_1_2_1","doi-asserted-by":"publisher","DOI":"10.1145\/3297858.3304061"},{"key":"e_1_3_2_1_3_1","volume-title":"HeteroSketch: Coordinating Network-wide Monitoring in Heterogeneous and Dynamic Networks. In 19th USENIX Symposium on Networked Systems Design and Implementation.","author":"Agarwal Anup","year":"2022","unstructured":"Anup Agarwal, Zaoxing Liu, and Srinivasan Seshan. 2022. HeteroSketch: Coordinating Network-wide Monitoring in Heterogeneous and Dynamic Networks. In 19th USENIX Symposium on Networked Systems Design and Implementation."},{"key":"e_1_3_2_1_4_1","volume-title":"Proceedings of the 22nd International Conference on Architectural Support for Programming Languages and Operating Systems.","author":"Agarwal Neha","unstructured":"Neha Agarwal and Thomas F. Wenisch. 2017. Thermostat: Application-Transparent Page Management for Two-Tiered Main Memory. In Proceedings of the 22nd International Conference on Architectural Support for Programming Languages and Operating Systems."},{"key":"e_1_3_2_1_5_1","volume-title":"accessed","author":"Arcangeli Andrea","year":"2024","unstructured":"Andrea Arcangeli. accessed in 2024. AutoNUMA. https:\/\/blog.linuxplumbersconf.org\/2012\/wp-content\/uploads\/2012\/09\/2012-lpc-virt-autonuma-arcangeli.pdf."},{"key":"e_1_3_2_1_6_1","volume-title":"Patterson","author":"Beamer Scott","year":"2015","unstructured":"Scott Beamer, Krste Asanovic, and David A. Patterson. 2015. The GAP Benchmark Suite. CoRR, Vol. abs\/1508.03619 (2015). showeprint[arXiv]1508.03619 http:\/\/arxiv.org\/abs\/1508.03619"},{"key":"e_1_3_2_1_7_1","doi-asserted-by":"publisher","DOI":"10.1145\/3520263.3534650"},{"key":"e_1_3_2_1_8_1","doi-asserted-by":"publisher","DOI":"10.1145\/3445814.3446713"},{"key":"e_1_3_2_1_9_1","doi-asserted-by":"publisher","DOI":"10.14778\/3476249.3476287"},{"key":"e_1_3_2_1_10_1","doi-asserted-by":"publisher","DOI":"10.1016\/j.mejo.2016.04.006"},{"key":"e_1_3_2_1_11_1","doi-asserted-by":"publisher","DOI":"10.1145\/1807128.1807152"},{"key":"e_1_3_2_1_12_1","doi-asserted-by":"publisher","DOI":"10.1016\/j.jalgor.2003.12.001"},{"key":"e_1_3_2_1_13_1","volume-title":"The Semantics of Sketch: Flexibility In Visual Query Systems For Time Series Data. In 2016 IEEE Conference on Visual Analytics Science and Technology.","author":"Correll Michael","year":"2016","unstructured":"Michael Correll and Michael Gleicher. 2016. The Semantics of Sketch: Flexibility In Visual Query Systems For Time Series Data. In 2016 IEEE Conference on Visual Analytics Science and Technology."},{"key":"e_1_3_2_1_14_1","volume-title":"accessed","author":"CXL Consortium","year":"2025","unstructured":"CXL Consortium. accessed in 2025. Compute Express Link (CXL). https:\/\/www.computeexpresslink.org."},{"key":"e_1_3_2_1_15_1","doi-asserted-by":"publisher","DOI":"10.1145\/3582016.3582031"},{"key":"e_1_3_2_1_16_1","doi-asserted-by":"publisher","DOI":"10.1145\/633025.633056"},{"key":"e_1_3_2_1_17_1","doi-asserted-by":"publisher","DOI":"10.1145\/2674005.2674994"},{"key":"e_1_3_2_1_18_1","doi-asserted-by":"publisher","DOI":"10.1145\/2731186.2731191"},{"key":"e_1_3_2_1_19_1","doi-asserted-by":"publisher","DOI":"10.1145\/2452376.2452456"},{"key":"e_1_3_2_1_20_1","volume-title":"accessed","year":"2024","unstructured":"Intel. accessed in 2024. Intel\u00ae 64 and IA-32 Architectures Software Developer's Manual, Volume 3B. https:\/\/cdrdv2.intel.com\/v1\/dl\/getContent\/671427."},{"key":"e_1_3_2_1_21_1","unstructured":"Intel Corporation. accessed in 2023 a. Intel Xeon Gold 6430 Processor. https:\/\/ark.intel.com\/content\/www\/us\/en\/ark\/products\/231737\/intel-xeon-gold-6430-processor-60m-cache-2--10-ghz.html."},{"key":"e_1_3_2_1_22_1","unstructured":"Intel Corporation. accessed in 2023 b. Intel\u00ae Agilex\u2122 7 FPGA I-Series Development Kit. https:\/\/www.intel.com\/content\/www\/us\/en\/products\/details\/fpga\/development-kits\/agilex\/i-series\/dev-agi027.html."},{"key":"e_1_3_2_1_23_1","unstructured":"Intel Corporation. accessed in 2024 a. Improving Real-Time Performance by Utilizing Cache Allocation Technology. https:\/\/www.intel.com\/content\/dam\/www\/public\/us\/en\/documents\/white-papers\/cache-allocation-technology-white-paper.pdf."},{"key":"e_1_3_2_1_24_1","unstructured":"Intel Corporation. accessed in 2024 b. Pin - A Dynamic Binary Instrumentation Tool. https:\/\/www.intel.com\/content\/www\/us\/en\/developer\/articles\/tool\/pin-a-dynamic-binary-instrumentation-tool.html."},{"key":"e_1_3_2_1_25_1","volume-title":"accessed","author":"Corbet Jonathan","year":"2024","unstructured":"Jonathan Corbet. accessed in 2024. Merging the multi-generational LRU. https:\/\/lwn.net\/Articles\/894859\/."},{"key":"e_1_3_2_1_26_1","volume-title":"Exploring the Design Space of Page Management for Multi-Tiered Memory Systems. In 2021 USENIX Annual Technical Conference.","author":"Kim Jonghyeon","year":"2021","unstructured":"Jonghyeon Kim, Wonkyo Choe, and Jeongseob Ahn. 2021. Exploring the Design Space of Page Management for Multi-Tiered Memory Systems. In 2021 USENIX Annual Technical Conference."},{"key":"e_1_3_2_1_27_1","doi-asserted-by":"publisher","DOI":"10.1109\/HPCA53966.2022.00088"},{"key":"e_1_3_2_1_28_1","doi-asserted-by":"publisher","DOI":"10.1109\/LCA.2015.2414456"},{"key":"e_1_3_2_1_29_1","volume-title":"Sketching Algorithms for Genomic Data Analysis and Querying in a Secure Enclave. Nature methods","author":"Kockan Can","year":"2020","unstructured":"Can Kockan, Kaiyuan Zhu, Natnatee Dokmai, Nikolai Karpov, M Oguzhan Kulekci, David P Woodruff, and S Cenk Sahinalp. 2020. Sketching Algorithms for Genomic Data Analysis and Querying in a Secure Enclave. Nature methods, Vol. 17, 3 (2020)."},{"key":"e_1_3_2_1_30_1","doi-asserted-by":"publisher","DOI":"10.1145\/1772690.1772751"},{"key":"e_1_3_2_1_31_1","doi-asserted-by":"publisher","DOI":"10.1145\/3600006.3613167"},{"key":"e_1_3_2_1_32_1","doi-asserted-by":"publisher","DOI":"10.1007\/s10586-020-03130--1"},{"key":"e_1_3_2_1_33_1","volume-title":"HoPP: Hardware-Software Co-Designed Page Prefetching for Disaggregated Memory. In IEEE International Symposium on High-Performance Computer Architecture.","author":"Li Haifeng","year":"2023","unstructured":"Haifeng Li, Ke Liu, Ting Liang, Zuojun Li, Tianyue Lu, Hui Yuan, Yinben Xia, Yungang Bao, Mingyu Chen, and Yizhou Shan. 2023. HoPP: Hardware-Software Co-Designed Page Prefetching for Disaggregated Memory. In IEEE International Symposium on High-Performance Computer Architecture."},{"key":"e_1_3_2_1_34_1","volume-title":"ElasticBF: Elastic Bloom Filter with Hotness Awareness for Boosting Read Performance in Large Key-Value Stores. In 2019 USENIX Annual Technical Conference.","author":"Li Yongkun","year":"2019","unstructured":"Yongkun Li, Chengjin Tian, Fan Guo, Cheng Li, and Yinlong Xu. 2019. ElasticBF: Elastic Bloom Filter with Hotness Awareness for Boosting Read Performance in Large Key-Value Stores. In 2019 USENIX Annual Technical Conference."},{"key":"e_1_3_2_1_35_1","volume-title":"KDD CUP 2012 Dataset in LIBSVM Format. https:\/\/www.csie.ntu.edu.tw\/ cjlin\/libsvmtools\/datasets\/binary.html#kdd2012","author":"Lin Chih-Jen","unstructured":"Chih-Jen Lin. accessed in 2024 a. KDD CUP 2012 Dataset in LIBSVM Format. https:\/\/www.csie.ntu.edu.tw\/ cjlin\/libsvmtools\/datasets\/binary.html#kdd2012."},{"key":"e_1_3_2_1_36_1","unstructured":"Chih-Jen Lin. accessed in 2024 b. LIBLINEAR -- A Library for Large Linear Classification. https:\/\/www.csie.ntu.edu.tw\/ cjlin\/liblinear\/."},{"key":"e_1_3_2_1_37_1","volume-title":"Optimizing Bloom Filter: Challenges, Solutions, and Comparisons","author":"Luo Lailong","year":"2019","unstructured":"Lailong Luo, Deke Guo, Richard T. B. Ma, Ori Rottenstreich, and Xueshan Luo. 2019. Optimizing Bloom Filter: Challenges, Solutions, and Comparisons. IEEE Communications Surveys & Tutorials, Vol. 21, 2 (2019)."},{"key":"e_1_3_2_1_38_1","doi-asserted-by":"publisher","DOI":"10.1016\/B978-155860869-6\/50038-X"},{"key":"e_1_3_2_1_39_1","volume-title":"accessed","author":"Sukumaran Manoj","year":"2024","unstructured":"Manoj Sukumaran. accessed in 2024. Orchestrating Memory Disaggregation with Compute Express Link. https:\/\/www.intel.com\/content\/www\/us\/en\/content-details\/817889\/orchestrating-memory-disaggregation-with-compute-express-link.html."},{"key":"e_1_3_2_1_40_1","doi-asserted-by":"publisher","DOI":"10.1109\/SP46214.2022.9833664"},{"key":"e_1_3_2_1_41_1","volume-title":"MULTI-CLOCK: Dynamic Tiering for Hybrid Memory Systems. In IEEE International Symposium on High-Performance Computer Architecture.","author":"Maruf Adnan","year":"2022","unstructured":"Adnan Maruf, Ashikee Ghosh, Janki Bhimani, Daniel Campello, Andy Rudoff, and Raju Rangaswami. 2022. MULTI-CLOCK: Dynamic Tiering for Hybrid Memory Systems. In IEEE International Symposium on High-Performance Computer Architecture."},{"key":"e_1_3_2_1_42_1","doi-asserted-by":"publisher","DOI":"10.1145\/3582016.3582063"},{"key":"e_1_3_2_1_43_1","volume-title":"Proceedings of the 10th International Conference on Database Theory. Springer, 398--412","author":"Metwally Ahmed","year":"2005","unstructured":"Ahmed Metwally, Divyakant Agrawal, and Amr El Abbadi. 2005. Efficient Computation of Frequent and Top-k Elements in Data Streams. In Proceedings of the 10th International Conference on Database Theory. Springer, 398--412."},{"key":"e_1_3_2_1_44_1","volume-title":"accessed","author":"Larabel Michael","year":"2024","unstructured":"Michael Larabel. accessed in 2024. MGLRU Continues To Look Very Promising For Linux Kernel Performance. https:\/\/www.phoronix.com\/news\/Linux-MGLRU-v9-Promising."},{"key":"e_1_3_2_1_45_1","doi-asserted-by":"publisher","DOI":"10.1561\/9781933019604"},{"key":"e_1_3_2_1_46_1","volume-title":"Proceedings of the 2024 USENIX Conference on Usenix Annual Technical Conference.","author":"Nair Alan","year":"2024","unstructured":"Alan Nair, Sandeep Kumar, Aravinda Prasad, Ying Huang, Andy Rudoff, and Sreenivas Subramoney. 2024. Telescope: Telemetry for Gargantuan Memory Footprint Applications. In Proceedings of the 2024 USENIX Conference on Usenix Annual Technical Conference."},{"key":"e_1_3_2_1_47_1","volume-title":"Sketchovsky: Enabling Ensembles of Sketches on Programmable Switches. In 20th USENIX Symposium on Networked Systems Design and Implementation.","author":"Namkung Hun","year":"2023","unstructured":"Hun Namkung, Zaoxing Liu, Daehyeok Kim, Vyas Sekar, and Peter Steenkiste. 2023. Sketchovsky: Enabling Ensembles of Sketches on Programmable Switches. In 20th USENIX Symposium on Networked Systems Design and Implementation."},{"key":"e_1_3_2_1_48_1","volume-title":"accessed","author":"Park SeongJae","year":"2024","unstructured":"SeongJae Park. accessed in 2024. DAMON: Data Access Monitor. https:\/\/sjp38.github.io\/post\/damon\/."},{"key":"e_1_3_2_1_49_1","volume-title":"Proceedings of the 53rd IEEE\/ACM International Symposium on Microarchitecture.","author":"Park Yeonhong","unstructured":"Yeonhong Park, Woosuk Kwon, Eojin Lee, Tae Jun Ham, Jung Ho Ahn, and Jae W. Lee. 2020. Graphene: Strong yet Lightweight Row Hammer Protection. In Proceedings of the 53rd IEEE\/ACM International Symposium on Microarchitecture."},{"key":"e_1_3_2_1_50_1","volume-title":"Wainwright","author":"Pilanci Mert","year":"2017","unstructured":"Mert Pilanci and Martin J. Wainwright. 2017. Newton Sketch: A Near Linear-Time Optimization Algorithm with Linear-Quadratic Convergence. SIAM Journal on Optimization, Vol. 27, 1 (2017)."},{"key":"e_1_3_2_1_51_1","volume-title":"MemPod: A Clustered Architecture for Efficient and Scalable Migration in Flat Address Space Multi-level Memories. In 2017 IEEE International Symposium on High Performance Computer Architecture.","author":"Prodromou Andreas","unstructured":"Andreas Prodromou, Mitesh Meswani, Nuwan Jayasena, Gabriel Loh, and Dean M. Tullsen. 2017. MemPod: A Clustered Architecture for Efficient and Scalable Migration in Flat Address Space Multi-level Memories. In 2017 IEEE International Symposium on High Performance Computer Architecture."},{"key":"e_1_3_2_1_52_1","doi-asserted-by":"publisher","DOI":"10.1145\/3575693.3575748"},{"key":"e_1_3_2_1_53_1","doi-asserted-by":"publisher","DOI":"10.1145\/3477132.3483550"},{"key":"e_1_3_2_1_54_1","volume-title":"accessed","author":"Ltd Redis","year":"2023","unstructured":"Redis Ltd. accessed in 2023. Redis. https:\/\/redis.io\/."},{"key":"e_1_3_2_1_55_1","doi-asserted-by":"publisher","DOI":"10.1145\/3627703.3650075"},{"key":"e_1_3_2_1_56_1","volume-title":"John","author":"Ryoo Jee Ho","year":"2017","unstructured":"Jee Ho Ryoo, Mitesh R. Meswani, Andreas Prodromou, and Lizy K. John. 2017. SILC-FM: Subblocked InterLeaved Cache-Like Flat Memory Organization. In 2017 IEEE International Symposium on High Performance Computer Architecture."},{"key":"e_1_3_2_1_57_1","volume-title":"accessed","author":"Rajadnya Samir","year":"2024","unstructured":"Samir Rajadnya, Durgesh Srivastava. accessed in 2024. CMS: Hotness Tracking Requirements. https:\/\/www.opencompute.org\/documents\/ocp-cms-hotness-tracking-requirements-white-paper-pdf-1."},{"key":"e_1_3_2_1_58_1","doi-asserted-by":"publisher","DOI":"10.1109\/MM.2022.3228561"},{"key":"e_1_3_2_1_59_1","volume-title":"accessed","author":"Siewior Sebastian Andrzej","year":"2024","unstructured":"Sebastian Andrzej Siewior, Rusty Russell, Srivatsa Vaddagiri, Ashok Raj, Joel Schopp, and Thomas Gleixner. accessed in 2024. CPU hotplug in the Kernel. https:\/\/docs.kernel.org\/core-api\/cpu_hotplug.html."},{"key":"e_1_3_2_1_60_1","doi-asserted-by":"publisher","DOI":"10.1109\/MICRO.2014.56"},{"key":"e_1_3_2_1_61_1","volume-title":"SPEC CPU2017 Benchmark Suites. https:\/\/www.spec.org\/cpu2017\/.","author":"Standard Performance Evaluation Corporation","unstructured":"Standard Performance Evaluation Corporation. accessed in 2024. SPEC CPU2017 Benchmark Suites. https:\/\/www.spec.org\/cpu2017\/."},{"key":"e_1_3_2_1_62_1","doi-asserted-by":"publisher","DOI":"10.1145\/3613424.3614256"},{"key":"e_1_3_2_1_63_1","doi-asserted-by":"publisher","DOI":"10.1145\/3627703.3650061"},{"key":"e_1_3_2_1_64_1","unstructured":"Vinicius Petrucci Eishan Mirakhur Rita Gupta Mahesh Wagh Nikesh Agarwal Su Wei Lim Vishal Tanna. accessed in 2025. CXL Memory Expansion: A Closer Look on Actual Platform. https:\/\/www.micron.com\/content\/dam\/micron\/global\/public\/products\/white-paper\/cxl-memory-expansion-a-close-look-on-actual-platform.pdf."},{"key":"e_1_3_2_1_65_1","volume-title":"accessed","author":"Verma Vishal","year":"2024","unstructured":"Vishal Verma. accessed in 2024. Tiering-0.8. https:\/\/git.kernel.org\/pub\/scm\/linux\/kernel\/git\/vishal\/tiering.git\/log\/?h=tiering-0.8."},{"key":"e_1_3_2_1_66_1","volume-title":"Alloy: Parallel-Serial Memory Channel Architecture for Single-Chip Heterogeneous Processor Systems. In IEEE International Symposium on High Performance Computer Architecture.","author":"Wang Hao","year":"2015","unstructured":"Hao Wang, Chang-Jae Park, Gyung-su Byun, Jung Ho Ahn, and Nam Sung Kim. 2015. Alloy: Parallel-Serial Memory Channel Architecture for Single-Chip Heterogeneous Processor Systems. In IEEE International Symposium on High Performance Computer Architecture."},{"key":"e_1_3_2_1_67_1","volume-title":"Proceedings of the 18th USENIX Conference on Operating Systems Design and Implementation.","author":"Xiang Lingfeng","year":"2024","unstructured":"Lingfeng Xiang, Zhen Lin, Weishu Deng, Hui Lu, Jia Rao, Yifan Yuan, and Ren Wang. 2024. NOMAD: Non-Exclusive Memory Tiering via Transactional Page Migration. In Proceedings of the 18th USENIX Conference on Operating Systems Design and Implementation."},{"key":"e_1_3_2_1_68_1","doi-asserted-by":"publisher","DOI":"10.1145\/3297858.3304024"},{"key":"e_1_3_2_1_69_1","volume-title":"accessed","author":"Huang Ying","year":"2024","unstructured":"Ying Huang. accessed in 2024. Memory Tiering: Hot Page Selection with Hint Page Fault Latency. https:\/\/patchwork.kernel.org\/project\/linux-mm\/patch\/20210722031819.3446711--5-ying.huang@intel.com\/."},{"key":"e_1_3_2_1_70_1","volume-title":"Proceedings of the Flash Memory Summit (FMS'15)","author":"Yoon H.","year":"2015","unstructured":"Jung. H. Yoon. 2015. 3D NAND Technology: Implications to Enterprise Storage Applications. In Proceedings of the Flash Memory Summit (FMS'15)."},{"key":"e_1_3_2_1_71_1","unstructured":"Yu Zhao. accessed in 2024 a. Java \/ POWER9 Benchmark with MGLRU. https:\/\/lore.kernel.org\/lkml\/20221221000748.1374772--1-yuzhao@google.com\/."},{"key":"e_1_3_2_1_72_1","unstructured":"Yu Zhao. accessed in 2024 b. Multi-Gen LRU Framework. https:\/\/lore.kernel.org\/lkml\/20220614071650.206064--1-yuzhao@google.com\/l."},{"key":"e_1_3_2_1_73_1","volume-title":"FlameDB: A Key-Value Store With Grouped Level Structure and Heterogeneous Bloom Filter","author":"Zhang Weitao","year":"2018","unstructured":"Weitao Zhang, Yinlong Xu, Yongkun Li, Yueming Zhang, and Dinglong Li. 2018. FlameDB: A Key-Value Store With Grouped Level Structure and Heterogeneous Bloom Filter. IEEE Access (2018)."},{"key":"e_1_3_2_1_74_1","volume-title":"Managing Memory Tiers with CXL in Virtualized Environments. In 18th USENIX Symposium on Operating Systems Design and Implementation.","author":"Zhong Yuhong","year":"2024","unstructured":"Yuhong Zhong, Daniel S. Berger, Carl Waldspurger, Ryan Wee, Ishwar Agarwal, Rajat Agarwal, Frank Hady, Karthik Kumar, Mark D. Hill, Mosharaf Chowdhury, and Asaf Cidon. 2024. Managing Memory Tiers with CXL in Virtualized Environments. In 18th USENIX Symposium on Operating Systems Design and Implementation."},{"key":"e_1_3_2_1_75_1","volume-title":"NeoMem: Hardware\/Software Co-Design for CXL-Native Memory Tiering. In 57th IEEE\/ACM International Symposium on Microarchitecture.","author":"Zhou Zhe","year":"2024","unstructured":"Zhe Zhou, Yiqi Chen, Tao Zhang, Yang Wang, Ran Shu, Shuotao Xu, Peng Cheng, Lei Qu, Yongqiang Xiong, Jie Zhang, and Guangyu Sun. 2024. NeoMem: Hardware\/Software Co-Design for CXL-Native Memory Tiering. In 57th IEEE\/ACM International Symposium on Microarchitecture."}],"event":{"name":"ASPLOS '25: 30th ACM International Conference on Architectural Support for Programming Languages and Operating Systems","location":"Rotterdam Netherlands","acronym":"ASPLOS '25","sponsor":["SIGPLAN ACM Special Interest Group on Programming Languages","SIGOPS ACM Special Interest Group on Operating Systems","SIGARCH ACM Special Interest Group on Computer Architecture"]},"container-title":["Proceedings of the 30th ACM International Conference on Architectural Support for Programming Languages and Operating Systems, Volume 2"],"original-title":[],"link":[{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/3676641.3711999","content-type":"unspecified","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/dl.acm.org\/doi\/pdf\/10.1145\/3676641.3711999","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,8,21]],"date-time":"2025-08-21T11:07:23Z","timestamp":1755774443000},"score":1,"resource":{"primary":{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/3676641.3711999"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2025,3,30]]},"references-count":75,"alternative-id":["10.1145\/3676641.3711999","10.1145\/3676641"],"URL":"https:\/\/doi.org\/10.1145\/3676641.3711999","relation":{},"subject":[],"published":{"date-parts":[[2025,3,30]]},"assertion":[{"value":"2025-03-30","order":3,"name":"published","label":"Published","group":{"name":"publication_history","label":"Publication History"}}]}}