{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,7,2]],"date-time":"2026-07-02T23:46:39Z","timestamp":1783035999193,"version":"3.54.6"},"publisher-location":"New York, NY, USA","reference-count":270,"publisher":"ACM","license":[{"start":{"date-parts":[[2025,3,30]],"date-time":"2025-03-30T00:00:00Z","timestamp":1743292800000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/www.acm.org\/publications\/policies\/copyright_policy#Background"}],"funder":[{"name":"SRC, ACCESS, EFCL"}],"content-domain":{"domain":["dl.acm.org"],"crossmark-restriction":true},"short-container-title":[],"published-print":{"date-parts":[[2025,3,30]]},"DOI":"10.1145\/3676641.3716027","type":"proceedings-article","created":{"date-parts":[[2025,3,27]],"date-time":"2025-03-27T16:47:32Z","timestamp":1743094052000},"page":"1400-1421","update-policy":"https:\/\/doi.org\/10.1145\/crossmark-policy","source":"Crossref","is-referenced-by-count":8,"title":["Virtuoso: Enabling Fast and Accurate Virtual Memory Research via an Imitation-based Operating System Simulation Methodology"],"prefix":"10.1145","author":[{"ORCID":"https:\/\/orcid.org\/0000-0002-2375-7490","authenticated-orcid":false,"given":"Konstantinos","family":"Kanellopoulos","sequence":"first","affiliation":[{"name":"ETH Z\u00fcrich, Z\u00fcrich, Switzerland"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"ORCID":"https:\/\/orcid.org\/0009-0000-1953-0675","authenticated-orcid":false,"given":"Konstantinos","family":"Sgouras","sequence":"additional","affiliation":[{"name":"ETH Z\u00fcrich, Z\u00fcrich, Switzerland"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"ORCID":"https:\/\/orcid.org\/0000-0002-2718-0297","authenticated-orcid":false,"given":"F. Nisa","family":"Bostanci","sequence":"additional","affiliation":[{"name":"ETH Z\u00fcrich, Z\u00fcrich, Switzerland"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"ORCID":"https:\/\/orcid.org\/0009-0000-4915-8309","authenticated-orcid":false,"given":"Andreas Kosmas","family":"Kakolyris","sequence":"additional","affiliation":[{"name":"ETH Z\u00fcrich, Z\u00fcrich, Switzerland"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"ORCID":"https:\/\/orcid.org\/0009-0005-3699-9156","authenticated-orcid":false,"given":"Berkin Kerim","family":"Konar","sequence":"additional","affiliation":[{"name":"ETH Z\u00fcrich, Z\u00fcrich, Switzerland"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"ORCID":"https:\/\/orcid.org\/0000-0003-1129-1889","authenticated-orcid":false,"given":"Rahul","family":"Bera","sequence":"additional","affiliation":[{"name":"ETH Z\u00fcrich, Z\u00fcrich, Switzerland"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"ORCID":"https:\/\/orcid.org\/0000-0002-4029-0175","authenticated-orcid":false,"given":"Mohammad","family":"Sadrosadati","sequence":"additional","affiliation":[{"name":"ETH Z\u00fcrich, Z\u00fcrich, Switzerland"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"ORCID":"https:\/\/orcid.org\/0000-0001-6306-304X","authenticated-orcid":false,"given":"Rakesh","family":"Kumar","sequence":"additional","affiliation":[{"name":"NTNU, Trondheim, Norway"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"ORCID":"https:\/\/orcid.org\/0000-0003-3315-9336","authenticated-orcid":false,"given":"Nandita","family":"Vijaykumar","sequence":"additional","affiliation":[{"name":"University of Toronto, Toronto, ON, Canada"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"ORCID":"https:\/\/orcid.org\/0000-0002-0075-2312","authenticated-orcid":false,"given":"Onur","family":"Mutlu","sequence":"additional","affiliation":[{"name":"ETH Z\u00fcrich, Z\u00fcrich, Switzerland"}],"role":[{"vocabulary":"crossref","role":"author"}]}],"member":"320","published-online":{"date-parts":[[2025,3,30]]},"reference":[{"key":"e_1_3_2_1_1_1","doi-asserted-by":"publisher","DOI":"10.1109\/MM.2018.032271063"},{"key":"e_1_3_2_1_2_1","volume-title":"OSDI","author":"Hand Steven M","year":"1999","unstructured":"Steven M Hand. Self-Paging in the Nemesis Operating System. In OSDI, 1999."},{"key":"e_1_3_2_1_3_1","doi-asserted-by":"publisher","DOI":"10.1145\/75104.75105"},{"key":"e_1_3_2_1_4_1","volume-title":"Virtual Memory Primitives for User Programs. In ASPLOS","author":"Andrew","year":"1991","unstructured":"Andrew W. Appel and Kai Li. Virtual Memory Primitives for User Programs. In ASPLOS, 1991."},{"key":"e_1_3_2_1_5_1","doi-asserted-by":"publisher","DOI":"10.1145\/36206.36181"},{"key":"e_1_3_2_1_6_1","volume":"199","author":"Satyanarayanan M.","unstructured":"M. Satyanarayanan, Henry H. Mashburn, Puneet Kumar, David C. Steere, and James J. Kistler. Lightweight Recoverable Virtual Memory. In SOSP, 1993.","journal-title":"James J. Kistler. Lightweight Recoverable Virtual Memory. In SOSP"},{"key":"e_1_3_2_1_7_1","doi-asserted-by":"publisher","DOI":"10.1145\/74850.74863"},{"key":"e_1_3_2_1_8_1","volume-title":"Hennessy. WSCLOCK - A Simple and Effective Algorithm for Virtual Memory Management. In SOSP","author":"Richard","year":"1981","unstructured":"Richard W. Carr and John L. Hennessy. WSCLOCK - A Simple and Effective Algorithm for Virtual Memory Management. In SOSP, 1981."},{"key":"e_1_3_2_1_9_1","volume-title":"OSDI","author":"Yang Ting","year":"2006","unstructured":"Ting Yang, Emery D. Berger, Scott F. Kaplan, and J. Eliot B. Moss. CRAMM: Virtual Memory Support for Garbage-Collected Applications. In OSDI, 2006."},{"key":"e_1_3_2_1_10_1","doi-asserted-by":"crossref","unstructured":"Peter J. Denning. Virtual Memory. In CSUR 1970.","DOI":"10.1145\/356571.356573"},{"key":"e_1_3_2_1_11_1","volume-title":"Virtual Memory System","author":"Ahearn Thomas","year":"1973","unstructured":"Thomas Ahearn, Robert Capowski, Neal Christensen, Patrick Gannon, Arlin Lee, and John Liptay. Virtual Memory System, 1973."},{"key":"e_1_3_2_1_12_1","doi-asserted-by":"publisher","DOI":"10.1109\/MC.1974.6323581"},{"key":"e_1_3_2_1_13_1","volume-title":"ASPLOS","author":"Bruce","year":"1998","unstructured":"Bruce L. Jacob and Trevor N. Mudge. A Look at Several Memory Management Units, TLB-Refill Mechanisms, and Page Table Organizations. In ASPLOS, 1998."},{"key":"e_1_3_2_1_14_1","doi-asserted-by":"publisher","DOI":"10.1109\/TSE.1978.231482"},{"key":"e_1_3_2_1_15_1","volume-title":"ISCA","author":"Wood D. A.","year":"1986","unstructured":"D. A. Wood, S. J. Eggers, G. Gibson, M. D. Hill, and J. M. Pendleton. An In-Cache Address Translation Mechanism. In ISCA, 1986."},{"key":"e_1_3_2_1_16_1","volume-title":"ISCA","author":"Chen J Bradley","year":"1992","unstructured":"J Bradley Chen, Anita Borg, and Norman P Jouppi. A Simulation Based Study of TLB Performance. In ISCA, 1992."},{"key":"e_1_3_2_1_17_1","volume-title":"Architecture Support for Single Address Space Operating Systems. In ASPLOS","author":"Koldinger Eric J.","year":"1992","unstructured":"Eric J. Koldinger, Jeffrey S. Chase, and Susan J. Eggers. Architecture Support for Single Address Space Operating Systems. In ASPLOS, 1992."},{"key":"e_1_3_2_1_18_1","doi-asserted-by":"publisher","DOI":"10.1109\/HOTOS.1995.513457"},{"key":"e_1_3_2_1_19_1","doi-asserted-by":"publisher","DOI":"10.1109\/40.710872"},{"key":"e_1_3_2_1_20_1","doi-asserted-by":"publisher","DOI":"10.1109\/HOTOS.1995.513458"},{"key":"e_1_3_2_1_21_1","volume-title":"ISCA","author":"Huck Jerry","year":"1993","unstructured":"Jerry Huck and Jim Hays. Architectural Support for Translation Table Management in Large Address Space Machines. In ISCA, 1993."},{"key":"e_1_3_2_1_22_1","doi-asserted-by":"publisher","DOI":"10.1145\/106972.106985"},{"key":"e_1_3_2_1_23_1","doi-asserted-by":"publisher","DOI":"10.1145\/1463891.1463912"},{"key":"e_1_3_2_1_24_1","volume-title":"ICLR","author":"Kipf Thomas N","year":"2017","unstructured":"Thomas N Kipf and Max Welling. Semi-Supervised Classification with Graph Convolutional Networks. In ICLR, 2017."},{"key":"e_1_3_2_1_25_1","doi-asserted-by":"publisher","DOI":"10.1016\/j.aiopen.2021.01.001"},{"key":"e_1_3_2_1_26_1","volume":"200","author":"Fitzpatrick Brad","unstructured":"Brad Fitzpatrick. Distributed Caching with Memcached. In Linux J., 2004.","journal-title":"Memcached. In Linux J."},{"key":"e_1_3_2_1_27_1","unstructured":"Redis. https:\/\/redis.io\/."},{"key":"e_1_3_2_1_28_1","unstructured":"Graph 500. Graph 500 Large-Scale Benchmarks. http:\/\/www.graph500. org\/."},{"key":"e_1_3_2_1_29_1","volume-title":"Genome Biology","author":"Rautiainen Mikko","year":"2020","unstructured":"Mikko Rautiainen and Tobias Marschall. GraphAligner: Rapid and Versatile Sequence-to-Graph Alignment. In Genome Biology, 2020."},{"key":"e_1_3_2_1_30_1","volume-title":"ISCA","author":"Cali Damla Senol","year":"2022","unstructured":"Damla Senol Cali, Konstantinos Kanellopoulos, Jo\u00ebl Lindegger, Z\u00fclal Bing\u00f6l, Gurpreet S. Kalsi, Ziyi Zuo, Can Firtina, Meryem Banu Cavlak, Jeremie Kim, Nika Mansouri Ghiasi, Gagandeep Singh, Juan G\u00f3mez-Luna, Nour Almadhoun Alserr, Mohammed Alser, Sreenivas Subramoney, Can Alkan, Saugata Ghose, and Onur Mutlu. SeGraM: A Universal Hardware Accelerator for Genomic Sequence-to-Graph and Sequence-to-Sequence Mapping. In ISCA, 2022."},{"key":"e_1_3_2_1_31_1","doi-asserted-by":"publisher","DOI":"10.1145\/1188455.1188677"},{"key":"e_1_3_2_1_32_1","volume-title":"PHYSOR","author":"Tramm John R.","year":"2014","unstructured":"John R. Tramm, Andrew R. Siegel, Tanzima Islam, and Martin Schulz. XSBench - The Development and Verification of a Performance Abstraction for Monte Carlo Reactor Analysis. In PHYSOR, 2014."},{"key":"e_1_3_2_1_33_1","doi-asserted-by":"publisher","DOI":"10.1145\/2807591.2807626"},{"key":"e_1_3_2_1_34_1","volume-title":"Hybrid Sparse-Dense Accelerator for Personalized Recommendations. In ISCA","author":"Hwang R.","year":"2020","unstructured":"R. Hwang, T. Kim, Y. Kwon, and M. Rhu. Centaur: A Chiplet-Based, Hybrid Sparse-Dense Accelerator for Personalized Recommendations. In ISCA, 2020."},{"key":"e_1_3_2_1_35_1","doi-asserted-by":"publisher","DOI":"10.1109\/HPCA47549.2020.00047"},{"key":"e_1_3_2_1_36_1","volume-title":"SOSP","author":"Kwon Woosuk","year":"2023","unstructured":"Woosuk Kwon, Zhuohan Li, Siyuan Zhuang, Ying Sheng, Lianmin Zheng, Cody Hao Yu, Joseph E. Gonzalez, Hao Zhang, and Ion Stoica. Efficient Memory Management for Large Language Model Serving with Paged Attention. In SOSP, 2023."},{"key":"e_1_3_2_1_37_1","unstructured":"Albert Q. Jiang Alexandre Sablayrolles Arthur Mensch Chris Bamford Devendra Singh Chaplot Diego de las Casas Florian Bressand Gianna Lengyel Guillaume Lample Lucile Saulnier L\u00e9lio Renard Lavaud Marie-Anne Lachaux Pierre Stock Teven Le Scao Thibaut Lavril Thomas Wang Timoth\u00e9e Lacroix and William El Sayed. Mistral 7B. In arXiv 2023."},{"key":"e_1_3_2_1_38_1","volume-title":"ICML","author":"Murty Shikhar","year":"2024","unstructured":"Shikhar Murty, Christopher Manning, Peter Shaw, Mandar Joshi, and Kenton Lee. BAGEL: Bootstrapping Agents by Guiding Exploration with Language. In ICML, 2024."},{"key":"e_1_3_2_1_39_1","volume-title":"LLaMA: Open and Efficient Foundation Language Models. In arXiv","author":"Touvron Hugo","year":"2023","unstructured":"Hugo Touvron, Thibaut Lavril, Gautier Izacard, Xavier Martinet, Marie-Anne Lachaux, Timoth\u00e9e Lacroix, Baptiste Rozi\u00e8re, Naman Goyal, Eric Hambro, Faisal Azhar, Aurelien Rodriguez, Armand Joulin, Edouard Grave, and Guillaume Lample. LLaMA: Open and Efficient Foundation Language Models. In arXiv, 2023."},{"key":"e_1_3_2_1_40_1","doi-asserted-by":"publisher","DOI":"10.1145\/3410279"},{"key":"e_1_3_2_1_41_1","doi-asserted-by":"publisher","DOI":"10.1145\/3613424.3614258"},{"key":"e_1_3_2_1_42_1","doi-asserted-by":"publisher","DOI":"10.1145\/3613424.3623795"},{"key":"e_1_3_2_1_43_1","volume-title":"ASPLOS","author":"Du Dong","year":"2020","unstructured":"Dong Du, Tianyi Yu, Yubin Xia, Binyu Zang, Guanglu Yan, Chenggang Qin, QixuanWu, and Haibo Chen. Catalyzer: Sub-Millisecond Startup for Serverless Computing with Initialization-Less Booting. ASPLOS, 2020."},{"key":"e_1_3_2_1_44_1","doi-asserted-by":"publisher","DOI":"10.1145\/3352460.3358296"},{"key":"e_1_3_2_1_45_1","doi-asserted-by":"publisher","DOI":"10.1145\/3297858.3304013"},{"key":"e_1_3_2_1_46_1","volume-title":"Efficient Virtual Memory for Big Memory Servers. In ISCA","author":"Basu Arkaprava","year":"2013","unstructured":"Arkaprava Basu, Jayneel Gandhi, Jichuan Chang, Mark D. Hill, and Michael M. Swift. Efficient Virtual Memory for Big Memory Servers. In ISCA, 2013."},{"key":"e_1_3_2_1_47_1","doi-asserted-by":"publisher","DOI":"10.1109\/IISWC.2014.6983034"},{"key":"e_1_3_2_1_48_1","volume-title":"ISCA","author":"Barr Thomas W.","year":"2010","unstructured":"Thomas W. Barr, Alan L. Cox, and Scott Rixner. Translation Caching: Skip, Don't Walk (the Page Table). In ISCA, 2010."},{"key":"e_1_3_2_1_49_1","volume-title":"https:\/\/docs.kernel.org\/x86\/x8664\/5levelpaging.html","author":"Paging Level","year":"2021","unstructured":"Linux. 5 Level Paging. https:\/\/docs.kernel.org\/x86\/x8664\/5levelpaging.html, 2021."},{"key":"e_1_3_2_1_50_1","volume-title":"ISCA","author":"Zhao Kaiyang","year":"2023","unstructured":"Kaiyang Zhao, Kaiwen Xue, Ziqi Wang, Dan Schatzberg, Leon Yang, Antonis Manousis, Johannes Weiner, Rik Van Riel, Bikash Sharma, Chunqiang Tang, and Dimitrios Skarlatos. Contiguitas: the Pursuit of Physical Memory Contiguity in Datacenters. In ISCA, 2023."},{"key":"e_1_3_2_1_51_1","doi-asserted-by":"publisher","DOI":"10.1145\/3459898.3463907"},{"key":"e_1_3_2_1_52_1","doi-asserted-by":"publisher","DOI":"10.1109\/PACT.2009.26"},{"key":"e_1_3_2_1_53_1","volume-title":"Devirtualizing Memory in Heterogeneous Systems. In ASPLOS","author":"Haria Swapnil","year":"2018","unstructured":"Swapnil Haria, Mark D. Hill, and Michael M. Swift. Devirtualizing Memory in Heterogeneous Systems. In ASPLOS, 2018."},{"key":"e_1_3_2_1_54_1","volume-title":"SIGMETRICS","author":"Yaniv Idan","year":"2016","unstructured":"Idan Yaniv and Dan Tsafrir. Hash, Don't Cache (the Page Table). In SIGMETRICS, 2016."},{"key":"e_1_3_2_1_55_1","doi-asserted-by":"publisher","DOI":"10.1145\/2892242.2892258"},{"key":"e_1_3_2_1_56_1","volume-title":"A Study of Virtual Memory Usage and Implications for Large Memory. Technical report","author":"Hornyack Peter","year":"2013","unstructured":"Peter Hornyack, Luis Ceze, Steve Gribble, Dan Ports, and Hank Levy. A Study of Virtual Memory Usage and Implications for Large Memory. Technical report, 2013."},{"key":"e_1_3_2_1_57_1","doi-asserted-by":"publisher","DOI":"10.1109\/IISWC63097.2024.00029"},{"key":"e_1_3_2_1_58_1","volume-title":"3rd Generation Intel\u00ae Xeon\u00ae Scalable processore. https: \/\/www.intel.com\/content\/www\/us\/en\/products\/docs\/processors\/ embedded\/3rd-gen-xeon-scalable-iot-product-brief.html","author":"Intel Corp.","unstructured":"Intel Corp. 3rd Generation Intel\u00ae Xeon\u00ae Scalable processore. https: \/\/www.intel.com\/content\/www\/us\/en\/products\/docs\/processors\/ embedded\/3rd-gen-xeon-scalable-iot-product-brief.html."},{"key":"e_1_3_2_1_59_1","doi-asserted-by":"publisher","DOI":"10.1109\/CLUSTER.2017.130"},{"key":"e_1_3_2_1_60_1","doi-asserted-by":"publisher","DOI":"10.1109\/MICRO.2014.47"},{"key":"e_1_3_2_1_61_1","volume-title":"TC","author":"Salkhordeh Reza","year":"2019","unstructured":"Reza Salkhordeh, Onur Mutlu, and Hossein Asadi. An Analytical Model for Performance and Lifetime Estimation of Hybrid DRAMNVM Main Memories. In TC, 2019."},{"key":"e_1_3_2_1_62_1","doi-asserted-by":"publisher","DOI":"10.1109\/L-CA.2012.2"},{"key":"e_1_3_2_1_63_1","volume-title":"ISCA","author":"Liu Sihang","year":"2019","unstructured":"Sihang Liu, Korakit Seemakhupt, Gennady Pekhimenko, Aasheesh Kolli, and Samira Khan. Janus: Optimizing Memory and Storage Support for Non-Volatile Memory Systems. In ISCA, 2019."},{"key":"e_1_3_2_1_64_1","doi-asserted-by":"publisher","DOI":"10.1109\/MICRO56248.2022.00037"},{"key":"e_1_3_2_1_65_1","doi-asserted-by":"publisher","DOI":"10.1145\/3520263.3534650"},{"key":"e_1_3_2_1_66_1","doi-asserted-by":"publisher","DOI":"10.1109\/MICRO61859.2024.00051"},{"key":"e_1_3_2_1_67_1","doi-asserted-by":"publisher","DOI":"10.1109\/MICRO61859.2024.00110"},{"key":"e_1_3_2_1_68_1","doi-asserted-by":"publisher","DOI":"10.1145\/3613424.3614256"},{"key":"e_1_3_2_1_69_1","doi-asserted-by":"publisher","DOI":"10.1109\/HPCA56546.2023.10070939"},{"key":"e_1_3_2_1_70_1","doi-asserted-by":"publisher","DOI":"10.1145\/3503222.3507762"},{"key":"e_1_3_2_1_71_1","volume-title":"OSDI","author":"Gao Peter X.","year":"2016","unstructured":"Peter X. Gao, Akshay Narayan, Sagar Karandikar, Joao Carreira, Sangjin Han, Rachit Agarwal, Sylvia Ratnasamy, and Scott Shenker. Network Requirements for Resource Disaggregation. In OSDI, 2016."},{"key":"e_1_3_2_1_72_1","volume-title":"Distributed OS for Hardware Resource Disaggregation. In OSDI","author":"Shan Yizhou","year":"2018","unstructured":"Yizhou Shan, Yutong Huang, Yilun Chen, and Yiying Zhang. LegoOS: A Disseminated, Distributed OS for Hardware Resource Disaggregation. In OSDI, 2018."},{"key":"e_1_3_2_1_73_1","volume-title":"CIDR","author":"Korolija Dario","year":"2022","unstructured":"Dario Korolija, Dimitrios Koutsoukos, Kimberly Keeton, Konstantin Taranov, Dejan S. Milojicic, and Gustavo Alonso. Farview: Disaggregated Memory with Operator Off-loading for Database Engines. In CIDR, 2022."},{"key":"e_1_3_2_1_74_1","volume-title":"OSDI","author":"Wang Chenxi","year":"2020","unstructured":"Chenxi Wang, Haoran Ma, Shi Liu, Yuanqi Li, Zhenyuan Ruan, Khanh Nguyen, Michael D. Bond, Ravi Netravali, Miryung Kim, and Guoqing Harry Xu. Semeru: A Memory-Disaggregated Managed Runtime. In OSDI, 2020."},{"key":"e_1_3_2_1_75_1","volume-title":"ATC","author":"Zuo Pengfei","year":"2021","unstructured":"Pengfei Zuo, Jiazhao Sun, Liu Yang, Shuangwu Zhang, and Yu Hua. One-sided RDMA-Conscious Extendible Hashing for Disaggregated Memory. In ATC, 2021."},{"key":"e_1_3_2_1_76_1","volume-title":"ATC","author":"Maruf Hasan Al","year":"2020","unstructured":"Hasan Al Maruf and Mosharaf Chowdhury. Effectively Prefetching Remote Memory with Leap. In ATC, 2020."},{"key":"e_1_3_2_1_77_1","volume-title":"Disaggregated Memory for Expansion and Sharing in Blade Servers. In ISCA","author":"Lim Kevin","year":"2009","unstructured":"Kevin Lim, Jichuan Chang, Trevor Mudge, Parthasarathy Ranganathan, Steven K. Reinhardt, and Thomas F. Wenisch. Disaggregated Memory for Expansion and Sharing in Blade Servers. In ISCA, 2009."},{"key":"e_1_3_2_1_78_1","volume-title":"CIDR","author":"Zhang Qizhen","year":"2020","unstructured":"Qizhen Zhang, Yifan Cai, Sebastian Angel, Vincent Liu, Ang Chen, and Boon Thau Loo. Rethinking Data Management Systems for Disaggregated Data Centers. In CIDR, 2020."},{"key":"e_1_3_2_1_79_1","doi-asserted-by":"publisher","DOI":"10.1145\/3297858.3304024"},{"key":"e_1_3_2_1_80_1","volume-title":"HotCloud","author":"Angel Sebastian","year":"2020","unstructured":"Sebastian Angel, Mihir Nanavati, and Siddhartha Sen. Disaggregation and the Application. In HotCloud, 2020."},{"key":"e_1_3_2_1_81_1","volume-title":"System-Level Implications of Disaggregated Memory. In HPCA","author":"Lim Kevin","year":"2012","unstructured":"Kevin Lim, Yoshio Turner, Jose Renato Santos, Alvin Au Young, Jichuan Chang, Parthasarathy Ranganathan, and Thomas F. Wenisch. System-Level Implications of Disaggregated Memory. In HPCA, 2012."},{"key":"e_1_3_2_1_82_1","doi-asserted-by":"publisher","DOI":"10.1109\/SBAC-PAD49847.2020.00034"},{"key":"e_1_3_2_1_83_1","volume-title":"ASPLOS","author":"Bindschaedler Laurent","year":"2020","unstructured":"Laurent Bindschaedler, Ashvin Goel, and Willy Zwaenepoel. Hailstorm: Disaggregated Compute and Storage for Distributed LSMBased Databases. In ASPLOS, 2020."},{"key":"e_1_3_2_1_84_1","doi-asserted-by":"publisher","DOI":"10.5555\/2971808.2971968"},{"key":"e_1_3_2_1_85_1","doi-asserted-by":"publisher","DOI":"10.1145\/3127479.3131612"},{"key":"e_1_3_2_1_86_1","volume-title":"ATC","author":"Aguilera Marcos K.","year":"2018","unstructured":"Marcos K. Aguilera, Nadav Amit, Irina Calciu, Xavier Deguillard, Jayneel Gandhi, Stanko Novakovic, Arun Ramanathan, Pratap Subrahmanyam, Lalith Suresh, Kiran Tati, Rajesh Venkatasubramanian, and Michael Wei. Remote Regions: A Simple Abstraction for Remote Memory. In ATC, 2018."},{"key":"e_1_3_2_1_87_1","doi-asserted-by":"publisher","DOI":"10.1145\/2881025.2881030"},{"key":"e_1_3_2_1_88_1","doi-asserted-by":"publisher","DOI":"10.1145\/3445814.3446713"},{"key":"e_1_3_2_1_89_1","doi-asserted-by":"publisher","DOI":"10.1145\/3317550.3321434"},{"key":"e_1_3_2_1_90_1","doi-asserted-by":"publisher","DOI":"10.1145\/3297858.3304053"},{"key":"e_1_3_2_1_91_1","doi-asserted-by":"publisher","DOI":"10.1109\/MICRO50266.2020.00075"},{"key":"e_1_3_2_1_92_1","volume-title":"Efficient Memory Disaggregation with Infiniswap. In NSDI","author":"Gu Juncheng","year":"2017","unstructured":"Juncheng Gu, Youngmoon Lee, Yiwen Zhang, Mosharaf Chowdhury, and Kang G. Shin. Efficient Memory Disaggregation with Infiniswap. In NSDI, 2017."},{"key":"e_1_3_2_1_93_1","doi-asserted-by":"publisher","DOI":"10.1145\/3124680.3124731"},{"key":"e_1_3_2_1_94_1","doi-asserted-by":"publisher","DOI":"10.1364\/JOCN.10.00A270"},{"key":"e_1_3_2_1_95_1","volume-title":"Devirtualizing Virtual Memory for Heterogeneous Systems. In ASPLOS","author":"Haria Swapnil","year":"2018","unstructured":"Swapnil Haria, Michael M. Swift, and Mark D. Hill. Devirtualizing Virtual Memory for Heterogeneous Systems. In ASPLOS, 2018."},{"key":"e_1_3_2_1_96_1","volume-title":"ASPLOS","author":"Park Chang Hyun","year":"2022","unstructured":"Chang Hyun Park, Ilias Vougioukas, Andreas Sandberg, and David Black-Schaffer. EveryWalk's a Hit: Making PageWalks Single-Access Cache Hits. In ASPLOS, 2022."},{"key":"e_1_3_2_1_97_1","doi-asserted-by":"publisher","DOI":"10.1145\/3373376.3378493"},{"key":"e_1_3_2_1_98_1","doi-asserted-by":"publisher","DOI":"10.1109\/HPCA56546.2023.10071061"},{"key":"e_1_3_2_1_99_1","doi-asserted-by":"publisher","DOI":"10.1109\/ICCD.2016.7753257"},{"key":"e_1_3_2_1_100_1","doi-asserted-by":"publisher","DOI":"10.1145\/3373376.3378468"},{"key":"e_1_3_2_1_101_1","volume-title":"Compendia: Reducing Virtual- Memory Costs Via Selective Densification. In ISMM","author":"Ainsworth Sam","year":"2021","unstructured":"Sam Ainsworth and Timothy M. Jones. Compendia: Reducing Virtual- Memory Costs Via Selective Densification. In ISMM, 2021."},{"key":"e_1_3_2_1_102_1","volume-title":"ISCA","author":"Alam Hanna","year":"2017","unstructured":"Hanna Alam, Tianhao Zhang, Mattan Erez, and Yoav Etsion. Do-It-Yourself Virtual Memory Translation. In ISCA, 2017."},{"key":"e_1_3_2_1_103_1","doi-asserted-by":"publisher","DOI":"10.1109\/MICRO61859.2024.00013"},{"key":"e_1_3_2_1_104_1","volume-title":"ISCA","author":"Karakostas V.","year":"2015","unstructured":"V. Karakostas, J. Gandhi, F. Ayar, A. Cristal, M. D. Hill, K. S. McKinley, M. Nemirovsky, M. M. Swift, and O. \u00dcnsal. Redundant Memory Mappings for Fast Access to Large Memories. In ISCA, 2015."},{"key":"e_1_3_2_1_105_1","volume-title":"MICRO","author":"Kanellopoulos Konstantinos","year":"2023","unstructured":"Konstantinos Kanellopoulos, Rahul Bera, Kosta Stojiljkovic, Nisa Bostanci, Can Firtina, Rachata Ausavarungnirun, Rakesh Kumar, Nastaran Hajinazar, Jisung Park, Mohammad Sadrosadati, Nandita Vijaykumar, and Onur Mutlu. Utopia: Efficient Address Translation using Hybrid Virtual-to-Physical Address Mapping. In MICRO, 2023."},{"key":"e_1_3_2_1_106_1","volume-title":"ISCA","author":"Hajinazar Nastaran","year":"2020","unstructured":"Nastaran Hajinazar, Pratyush Patel, Minesh Patel, Konstantinos Kanellopoulos, Saugata Ghose, Rachata Ausavarungnirun, Geraldo F. Oliveira, Jonathan Appavoo, Vivek Seshadri, and Onur Mutlu. The Virtual Block Interface: A Flexible Alternative to the Conventional Virtual Memory Framework. In ISCA, 2020."},{"key":"e_1_3_2_1_107_1","volume-title":"ASPLOS","author":"Gosakan Krishnan","year":"2023","unstructured":"Krishnan Gosakan, Jaehyun Han, William Kuszmaul, Ibrahim Nael Mubarek, Nirjhar Mukherjee, Guido Tagliavini, Evan West, Michael Bender, Abhishek Bhattacharjee, Alex Conway, Martin Farach-Colton, Jayneel Gandhi, Rob Johnson, Sudarsun Kannan, and Donald Porter. Mosaic Pages: Big TLB Reach with Small Pages. In ASPLOS, 2023."},{"key":"e_1_3_2_1_108_1","volume-title":"Swift. Efficient Virtual Memory for Big Memory Servers. In ISCA","author":"Basu Arkaprava","year":"2013","unstructured":"Arkaprava Basu, Jayneel Gandhi, Jichuan Chang, Mark D. Hill, and Michael M. Swift. Efficient Virtual Memory for Big Memory Servers. In ISCA 2013."},{"key":"e_1_3_2_1_109_1","doi-asserted-by":"publisher","DOI":"10.1109\/PACT.2017.56"},{"key":"e_1_3_2_1_110_1","volume-title":"ICS","author":"Zhang Lixin","year":"2010","unstructured":"Lixin Zhang, Evan Speight, Ram Rajamony, and Jiang Lin. Enigma: Architectural and Operating System Support for Reducing the Impact of Address Translation. In ICS, 2010."},{"key":"e_1_3_2_1_111_1","volume-title":"ISCA","author":"Gupta Siddharth","year":"2021","unstructured":"Siddharth Gupta, Atri Bhattacharyya, Yunho Oh, Abhishek Bhattacharjee, Babak Falsafi, and Mathias Payer. Rebooting Virtual Memory with Midgard. In ISCA, 2021."},{"key":"e_1_3_2_1_112_1","volume-title":"OSDI","author":"Kwon Youngjin","year":"2016","unstructured":"Youngjin Kwon, Hangchen Yu, Simon Peter, Christopher J. Rossbach, and Emmett Witchel. Coordinated and Efficient Huge Page Management with Ingens. In OSDI, 2016."},{"key":"e_1_3_2_1_113_1","volume-title":"ISCA","author":"Yan Zi","year":"2019","unstructured":"Zi Yan, Daniel Lustig, David Nellans, and Abhishek Bhattacharjee. Translation Ranger: Operating System Support for Contiguity-Aware TLBs. In ISCA, 2019."},{"key":"e_1_3_2_1_114_1","volume-title":"Transparent Huge Pages in 2.6.38. https:\/\/lwn.net\/ Articles\/423584\/","author":"Corbet Jonathan","year":"2011","unstructured":"Jonathan Corbet. Transparent Huge Pages in 2.6.38. https:\/\/lwn.net\/ Articles\/423584\/, 2011."},{"key":"e_1_3_2_1_115_1","volume-title":"The Current State of Kernel Page-Table Isolation. https:\/\/lwn.net\/Articles\/741878\/","author":"Corbet Jonathan","year":"2017","unstructured":"Jonathan Corbet. The Current State of Kernel Page-Table Isolation. https:\/\/lwn.net\/Articles\/741878\/, 2017."},{"key":"e_1_3_2_1_116_1","volume-title":"MICRO","author":"Sai Ram Venkat Sri","year":"2021","unstructured":"Venkat Sri Sai Ram, Ashish Panwar, and Arkaprava Basu. Trident: Harnessing Architectural Resources for All Page Sizes in X86 Processors. In MICRO, 2021."},{"key":"e_1_3_2_1_117_1","volume-title":"MICRO","author":"Psomadakis Stratos","year":"2024","unstructured":"Stratos Psomadakis, Chloe Alverti, Vasileios Karakostas, Christos Katsakioris, Dimitrios Siakavaras, Konstantinos Nikas, Georgios Goumas, and Nectarios Koziris. Elastic Translations: Fast Virtual Memory with Multiple Translation Sizes. In MICRO, 2024."},{"key":"e_1_3_2_1_118_1","volume-title":"RethInking TLB Designs in Virtualized Environments: A Very Large Part-of-Memory TLB. In ISCA","author":"Ryoo Jee Ho","year":"2017","unstructured":"Jee Ho Ryoo, Nagendra Gulur, Shuang Song, and Lizy K. John. RethInking TLB Designs in Virtualized Environments: A Very Large Part-of-Memory TLB. In ISCA, 2017."},{"key":"e_1_3_2_1_119_1","volume-title":"CSALT: Context Switch Aware Large TLB. In MICRO","author":"Marathe Yashwant","year":"2017","unstructured":"Yashwant Marathe, Nagendra Gulur, Jee Ho Ryoo, Shuang Song, and Lizy K. John. CSALT: Context Switch Aware Large TLB. In MICRO, 2017."},{"key":"e_1_3_2_1_120_1","volume-title":"NAS","author":"Tai Yunfang","year":"2013","unstructured":"Yunfang Tai, Wanwei Cai, Qi Liu, Ge Zhang, and Wenzhi Wang. Comparisons of Memory Virtualization Solutions for Architectures with Software-Managed TLBs. In NAS, 2013."},{"key":"e_1_3_2_1_121_1","volume-title":"ISCA","author":"Chang Xiaotao","year":"2013","unstructured":"Xiaotao Chang, Hubertus Franke, Yi Ge, Tao Liu, Kun Wang, Jimi Xenidis, Fei Chen, and Yu Zhang. Improving Virtualization in the Presence of Software Managed Translation Lookaside Buffers. In ISCA, 2013."},{"key":"e_1_3_2_1_122_1","doi-asserted-by":"publisher","DOI":"10.1145\/185514.185515"},{"key":"e_1_3_2_1_123_1","volume-title":"ISCA","author":"Cheriton D. R.","year":"1986","unstructured":"D. R. Cheriton, G. A. Slavenburg, and P. D. Boyle. Software-Controlled Caches in the VMP Multiprocessor. In ISCA, 1986."},{"key":"e_1_3_2_1_124_1","volume-title":"Design Tradeoffs for Softwaremanaged TLBs. In ISCA","author":"Nagle David","year":"1993","unstructured":"David Nagle, Richard Uhlig, Tim Stanley, Stuart Sechrest, Trevor N. Mudge, and Richard B. Brown. Design Tradeoffs for Softwaremanaged TLBs. In ISCA, 1993."},{"key":"e_1_3_2_1_125_1","volume-title":"Software Prefetching and Caching for Translation Lookaside Buffers. In OSDI","author":"Bala Kavita","year":"1994","unstructured":"Kavita Bala, M. Frans Kaashoek, and William E. Weihl. Software Prefetching and Caching for Translation Lookaside Buffers. In OSDI, 1994."},{"key":"e_1_3_2_1_126_1","volume-title":"ISCA","author":"Guvenilir Faruk","year":"2020","unstructured":"Faruk Guvenilir and Yale N Patt. Tailored Page Sizes. In ISCA, 2020."},{"key":"e_1_3_2_1_127_1","doi-asserted-by":"publisher","DOI":"10.1109\/HPCA.2015.7056034"},{"key":"e_1_3_2_1_128_1","volume-title":"ISCA","author":"Park Chang Hyun","year":"2017","unstructured":"Chang Hyun Park, Taekyung Heo, Jungi Jeong, and Jaehyuk Huh. Hybrid TLB Coalescing: Improving TLB Translation Coverage Under Diverse Fragmented Memory Allocations. In ISCA, 2017."},{"key":"e_1_3_2_1_129_1","volume-title":"ISCA","author":"Alverti Chloe","year":"2020","unstructured":"Chloe Alverti, Stratos Psomadakis, Vasileios Karakostas, Jayneel Gandhi, Konstantinos Nikas, Georgios Goumas, and Nectarios Koziris. Enhancing and Exploiting Contiguity for Fast Memory Virtualization. In ISCA, 2020."},{"key":"e_1_3_2_1_130_1","doi-asserted-by":"publisher","DOI":"10.1145\/3547142"},{"key":"e_1_3_2_1_131_1","unstructured":"HPS Research Group. \"hpsresearchgroup\/scarab: Joint HPS and ETH repository to work towards open sourcing Scarab and Ramulator.\". https:\/\/github.com\/hpsresearchgroup\/scarab."},{"key":"e_1_3_2_1_132_1","unstructured":"ChampSim. https:\/\/github.com\/ChampSim\/ChampSim."},{"key":"e_1_3_2_1_133_1","doi-asserted-by":"publisher","DOI":"10.1145\/2063384.2063454"},{"key":"e_1_3_2_1_134_1","volume-title":"SimpleScalar: an infrastructure for computer system modeling","author":"Austin D. Ernst T.","year":"2002","unstructured":"D. Ernst T. Austin, E. Larson. SimpleScalar: an infrastructure for computer system modeling. In IEEE Computer, 2002."},{"key":"e_1_3_2_1_135_1","doi-asserted-by":"publisher","DOI":"10.1145\/2370816.2370865"},{"key":"e_1_3_2_1_136_1","doi-asserted-by":"publisher","DOI":"10.1145\/2024716.2024718"},{"key":"e_1_3_2_1_137_1","volume-title":"ISCA","author":"Karakostas Vasileios","year":"2015","unstructured":"Vasileios Karakostas, Jayneel Gandhi, Furkan Ayar, Adri\u00e1n Cristal, Mark D. Hill, Kathryn S. McKinley, Mario Nemirovsky, Michael M. Swift, and Osman \u00dcnsal. Redundant Memory Mappings for Fast Access to Large Memories. In ISCA, 2015."},{"key":"e_1_3_2_1_138_1","doi-asserted-by":"publisher","DOI":"10.1145\/3352460.3358294"},{"key":"e_1_3_2_1_139_1","doi-asserted-by":"publisher","DOI":"10.1145\/3037697.3037704"},{"key":"e_1_3_2_1_140_1","doi-asserted-by":"publisher","DOI":"10.1145\/2830772.2830773"},{"key":"e_1_3_2_1_141_1","volume-title":"ISCA","author":"Barr Thomas W.","year":"2011","unstructured":"Thomas W. Barr, Alan L. Cox, and Scott Rixner. SpecTLB: A Mechanism for Speculative Address Translation. In ISCA, 2011."},{"key":"e_1_3_2_1_142_1","volume-title":"CAL","author":"Luo Haocong","year":"2023","unstructured":"Haocong Luo, and Onur Mutlu. Ramulator 2.0: A Modern, Modular, and Extensible DRAM Simulator. In CAL, 2023."},{"key":"e_1_3_2_1_143_1","volume-title":"ISCA","author":"Sanchez Daniel","year":"2013","unstructured":"Daniel Sanchez and Christos Kozyrakis. ZSim: Fast and Accurate Microarchitectural Simulation of Thousand-Core Systems. In ISCA, 2013."},{"key":"e_1_3_2_1_144_1","volume-title":"PADS","author":"Puri Amit","year":"2024","unstructured":"Amit Puri, Kartheek Bellamkonda, Kailash Narreddy, John Jose, Venkatesh Tamarapalli, and Vijaykrishnan Narayanan. DRackSim: Simulating CXL-Enabled Large-Scale Disaggregated Memory Systems. In PADS, 2024."},{"key":"e_1_3_2_1_145_1","volume-title":"Bruce Jacob. CMPSim: A Pin-Based On-The-Fly Multi-Core Cache Simulator. In Workshop on Modeling, Benchmarking and Simulation","author":"Jaleel Aamer","year":"2008","unstructured":"Aamer Jaleel, Robert S. Cohn, Chi-Keung Luk, and Bruce Jacob. CMPSim: A Pin-Based On-The-Fly Multi-Core Cache Simulator. In Workshop on Modeling, Benchmarking and Simulation, 2008."},{"key":"e_1_3_2_1_146_1","unstructured":"EPFL Parallel Systems Architecture Lab (PARSA). QFlex 2020."},{"key":"e_1_3_2_1_147_1","volume-title":"The C Programming Language","author":"Stroustrup Bjarne","year":"2013","unstructured":"Bjarne Stroustrup. The C Programming Language. 2013."},{"key":"e_1_3_2_1_148_1","unstructured":"Linus Torvalds. Linux (5.15) [operating system]. https:\/\/github.com\/ torvalds\/linux\/releases\/tag\/."},{"key":"e_1_3_2_1_149_1","volume-title":"CAL","author":"Kim Yoongu","year":"2015","unstructured":"Yoongu Kim, Weikun Yang, and Onur Mutlu. Ramulator: A Fast and Extensible DRAM Simulator. In CAL, 2015."},{"key":"e_1_3_2_1_150_1","volume-title":"FAST","author":"Tavakkol Arash","year":"2018","unstructured":"Arash Tavakkol, Juan G\u00f3mez-Luna, Mohammad Sadrosadati, Saugata Ghose, and Onur Mutlu. MQSim: A Framework for Enabling Realistic Studies of Modern Multi-Queue SSD Devices. In FAST, 2018."},{"key":"e_1_3_2_1_151_1","volume-title":"ISCA","author":"Karakostas Vasileios","year":"2015","unstructured":"Vasileios Karakostas, Jayneel Gandhi, Furkan Ayar, Adri\u00e1n Cristal, Mark D. Hill, Kathryn S. McKinley, Mario Nemirovsky, Michael M. Swift, and Osman \u00dcnsal. Redundant Memory Mappings for Fast Access to Large Memories. In ISCA, 2015."},{"key":"e_1_3_2_1_152_1","volume-title":"ISCA","author":"Lee Gyusun","year":"2020","unstructured":"Gyusun Lee, Wenjing Jin, Wonsuk Song, Jeonghun Gong, Jonghyun Bae, Tae Jun Ham, JaeW. Lee, and Jinkyu Jeong. A Case for Hardware- Based Demand Paging. In ISCA, 2020."},{"key":"e_1_3_2_1_153_1","unstructured":"Intel Xeon Gold 6226R. https:\/\/en.wikichip.org\/wiki\/intel\/xeon_gold\/ 6226r."},{"key":"e_1_3_2_1_154_1","doi-asserted-by":"publisher","DOI":"10.1145\/2749469.2750386"},{"key":"e_1_3_2_1_155_1","volume-title":"Locality-Aware Processingin- Memory Architecture. In ISCA","author":"Ahn Junwhan","year":"2015","unstructured":"Junwhan Ahn, Sungjoo Yoo, Onur Mutlu, and Kiyoung Choi. PIMEnabled Instructions: A Low-Overhead, Locality-Aware Processingin- Memory Architecture. In ISCA, 2015."},{"key":"e_1_3_2_1_156_1","volume":"201","author":"Ghose Saugata","unstructured":"Saugata Ghose, Amirali Boroumand, Jeremie S Kim, Juan G\u00f3mez- Luna, and Onur Mutlu. Processing-in-Memory: A Workload-Driven Perspective. In IBM Journal, 2019.","journal-title":"Workload-Driven Perspective. In IBM Journal"},{"key":"e_1_3_2_1_157_1","volume-title":"Processing Data Where It Makes Sense: Enabling In-Memory Computation. In arXiv","author":"Mutlu Onur","year":"2019","unstructured":"Onur Mutlu, Saugata Ghose, Juan G\u00f3mez-Luna, and Rachata Ausavarungnirun. Processing Data Where It Makes Sense: Enabling In-Memory Computation. In arXiv, 2019."},{"key":"e_1_3_2_1_158_1","doi-asserted-by":"publisher","DOI":"10.1109\/HPCA.2016.7446059"},{"key":"e_1_3_2_1_159_1","doi-asserted-by":"publisher","DOI":"10.1109\/HPCA61900.2025.00124"},{"key":"e_1_3_2_1_160_1","doi-asserted-by":"publisher","DOI":"10.1109\/HPCA57654.2024.00085"},{"key":"e_1_3_2_1_161_1","doi-asserted-by":"publisher","DOI":"10.1109\/HPCA56546.2023.10071061"},{"key":"e_1_3_2_1_162_1","volume-title":"Agile Paging: Exceeding the Best of Nested and Shadow Paging. In ISCA","author":"Gandhi Jayneel","year":"2016","unstructured":"Jayneel Gandhi, Mark D. Hill, and Michael M. Swift. Agile Paging: Exceeding the Best of Nested and Shadow Paging. In ISCA, 2016."},{"key":"e_1_3_2_1_163_1","doi-asserted-by":"publisher","DOI":"10.1145\/3579854"},{"key":"e_1_3_2_1_164_1","doi-asserted-by":"publisher","DOI":"10.1109\/MICRO.2012.32"},{"key":"e_1_3_2_1_165_1","doi-asserted-by":"publisher","DOI":"10.1145\/3620665.3640358"},{"key":"e_1_3_2_1_166_1","volume-title":"PowerPC Architecture Book","author":"Frey B","year":"2003","unstructured":"B Frey. PowerPC Architecture Book 2003. www.ibm.com\/ developerworks\/eserver\/articles\/archguide.html."},{"key":"e_1_3_2_1_167_1","volume-title":"TACO","author":"Jaleel Aamer","year":"2019","unstructured":"Aamer Jaleel, Eiman Ebrahimi, and Sam Duncan. DUCATI: High- Performance Address Translation by Extending TLB Reach of GPUAccelerated Systems. In TACO, 2019."},{"key":"e_1_3_2_1_168_1","doi-asserted-by":"publisher","DOI":"10.1109\/ISPASS.2007.363733"},{"key":"e_1_3_2_1_169_1","doi-asserted-by":"publisher","DOI":"10.1145\/605397.605429"},{"key":"e_1_3_2_1_170_1","volume-title":"ISCA","author":"Vavouliotis Georgios","year":"2021","unstructured":"Georgios Vavouliotis, Lluc Alvarez, Vasileios Karakostas, Konstantinos Nikas, Nectarios Koziris, Daniel A. Jim\u00e9nez, and Marc Casas. Exploiting Page Table Locality for Agile TLB Prefetching. In ISCA, 2021."},{"key":"e_1_3_2_1_171_1","volume-title":"ISCA","author":"Vijaykumar Nandita","year":"2018","unstructured":"Nandita Vijaykumar, Abhilasha Jain, Diptesh Majumdar, Kevin Hsieh, Gennady Pekhimenko, Eiman Ebrahimi, Nastaran Hajinazar, Phillip B. Gibbons, and Onur Mutlu. A Case for Richer Cross-Layer Abstractions: Bridging the Semantic Gap with Expressive Memory. In ISCA, 2018."},{"key":"e_1_3_2_1_172_1","doi-asserted-by":"publisher","DOI":"10.1109\/ICCD63220.2024.00071"},{"key":"e_1_3_2_1_173_1","unstructured":"Advanced Micro Devices. AMD-V Nested Paging White Paper. http:\/\/developer.amd.com\/wordpress\/media\/2012\/10\/NPT-WP-1%201-final-TM.pdf."},{"key":"e_1_3_2_1_174_1","doi-asserted-by":"publisher","DOI":"10.5555\/1060289.1060299"},{"key":"e_1_3_2_1_175_1","doi-asserted-by":"publisher","DOI":"10.1145\/3613424.3614276"},{"key":"e_1_3_2_1_176_1","volume-title":"CBMM: Financial Advice for Kernel Memory Managers. In ATC","author":"Mansi Mark","year":"2022","unstructured":"Mark Mansi, Bijan Tabatabai, and Michael M. Swift. CBMM: Financial Advice for Kernel Memory Managers. In ATC, 2022."},{"key":"e_1_3_2_1_177_1","volume-title":"Characterizing Physical Memory Fragmentation. In arXiv","author":"Mansi Mark","year":"2024","unstructured":"Mark Mansi and Michael M. Swift. Characterizing Physical Memory Fragmentation. In arXiv, 2024."},{"key":"e_1_3_2_1_178_1","unstructured":"stress-ng. https:\/\/github.com\/ColinIanKing\/stress-ng."},{"key":"e_1_3_2_1_179_1","unstructured":"mmap() System Call. https:\/\/man7.org\/linux\/man-pages\/man2\/mmap.2.html."},{"key":"e_1_3_2_1_180_1","volume-title":"Flexible Full-System Simulation Framework for Performance Evaluation of Server Architecture. In SIGMETRICS","author":"Hardavellas Nikolaos","year":"2004","unstructured":"Nikolaos Hardavellas, Stephen Somogyi, Thomas F. Wenisch, Roland E. Wunderlich, Shelley Chen, Jangwoo Kim, Babak Falsafi James C. Hoe, and Andreas Nowatzyk. SimFlex: A Fast, Accurate, Flexible Full-System Simulation Framework for Performance Evaluation of Server Architecture. In SIGMETRICS, 2004."},{"key":"e_1_3_2_1_181_1","doi-asserted-by":"publisher","DOI":"10.1109\/HPCA.2010.5416635"},{"key":"e_1_3_2_1_182_1","volume-title":"Simics: A Full System Simulation Platform","author":"Magnusson P.S.","year":"2002","unstructured":"P.S. Magnusson, M. Christensson, J. Eskilson, D. Forsgren, G. Hallberg, J. Hogberg, F. Larsson, A. Moestedt, and B. Werner. Simics: A Full System Simulation Platform. In IEEE Computer, 2002."},{"key":"e_1_3_2_1_183_1","doi-asserted-by":"publisher","DOI":"10.1145\/2024724.2024954"},{"key":"e_1_3_2_1_184_1","volume-title":"Nippun Sharma, Yashwant Singh Parihar, Roshan Swain, and Conrad Sanderson. mlpack 4: A Fast","author":"Curtin Ryan R.","year":"2023","unstructured":"Ryan R. Curtin, Marcus Edel, Omar Shrit, Shubham Agrawal, Suryoday Basak, James J. Balamuta, Ryan Birmingham, Kartik Dutt, Dirk Eddelbuettel, Rishabh Garg, Shikhar Jaiswal, Aakash Kaushik, Sangyeon Kim, Anjishnu Mukherjee, Nanubala Gnana Sai, Nippun Sharma, Yashwant Singh Parihar, Roshan Swain, and Conrad Sanderson. mlpack 4: A Fast, Header-Only C Machine Learning Library. In Journal of Open Source Software, 2023."},{"key":"e_1_3_2_1_185_1","volume-title":"TensorFlow: Large-scale machine learning on heterogeneous systems. In arXiv","author":"Abadi Mart\u00edn","year":"2015","unstructured":"Mart\u00edn Abadi, Ashish Agarwal, Paul Barham, Eugene Brevdo, Zhifeng Chen, Craig Citro, Greg S. Corrado, Andy Davis, Jeffrey Dean, Matthieu Devin, Sanjay Ghemawat, Ian Goodfellow, Andrew Harp, Geoffrey Irving, Michael Isard, Yangqing Jia, Rafal Jozefowicz, Lukasz Kaiser, Manjunath Kudlur, Josh Levenberg, Dandelion Man\u00e9, Rajat Monga, Sherry Moore, Derek Murray, Chris Olah, Mike Schuster, Jonathon Shlens, Benoit Steiner, Ilya Sutskever, Kunal Talwar, Paul Tucker, Vincent Vanhoucke, Vijay Vasudevan, Fernanda Vi\u00e9gas, Oriol Vinyals, Pete Warden, Martin Wattenberg, Martin Wicke, Yuan Yu, and Xiaoqiang Zheng. TensorFlow: Large-scale machine learning on heterogeneous systems. In arXiv, 2015."},{"key":"e_1_3_2_1_186_1","volume-title":"PyTorch: An Imperative Style","author":"Paszke Adam","year":"2019","unstructured":"Adam Paszke, Sam Gross, Francisco Massa, Adam Lerer, James Bradbury, Gregory Chanan, Trevor Killeen, Zeming Lin, Natalia Gimelshein, Luca Antiga, Alban Desmaison, Andreas K\u00f6pf, Edward Yang, Zach DeVito, Martin Raison, Alykhan Tejani, Sasank Chilamkurthy, Benoit Steiner, Lu Fang, Junjie Bai, and Soumith Chintala. PyTorch: An Imperative Style, High-Performance Deep Learning Library. In NeurIPS, 2019."},{"key":"e_1_3_2_1_187_1","unstructured":"Pin - A Dynamic Binary Instrumentation Tool. https:\/\/software.intel.com\/en-us\/articles\/pin-a-dynamic-binary-instrumentation-tool."},{"key":"e_1_3_2_1_188_1","unstructured":"DynamoRio. https:\/\/github.com\/DynamoRIO\/dynamorio."},{"key":"e_1_3_2_1_189_1","volume-title":"The POSIX.1 Standard: a Programmer's guide","author":"Zlotnick Fred","year":"1991","unstructured":"Fred Zlotnick. The POSIX.1 Standard: a Programmer's guide. 1991."},{"key":"e_1_3_2_1_190_1","unstructured":"Posix shared memory. https:\/\/man7.org\/linux\/man-pages\/man7\/ shm_overview.7.html."},{"key":"e_1_3_2_1_191_1","doi-asserted-by":"publisher","DOI":"10.1109\/MM.2003.1261383"},{"key":"e_1_3_2_1_192_1","doi-asserted-by":"publisher","DOI":"10.1109\/HPCA.2008.4658635"},{"key":"e_1_3_2_1_193_1","unstructured":"Kernel Development Community. The Linux Kernel 6.10 Manual. https:\/\/docs.kernel.org\/6.10\/mm\/page_cache.html."},{"key":"e_1_3_2_1_194_1","first-page":"4","volume":"3","author":"Architectures Software Developer's Manual Intel\u00ae","unstructured":"Intel\u00ae 64 and IA-32 Architectures Software Developer's Manual, Vol. 3: System Programming Guide 3A 4--19.","journal-title":"System Programming Guide"},{"key":"e_1_3_2_1_195_1","unstructured":"Anonymous Memory. https:\/\/docs.kernel.org\/admin-guide\/mm\/concepts.html."},{"key":"e_1_3_2_1_196_1","volume-title":"https:\/\/www.kernel.org\/doc\/html\/v4.20\/vm\/hugetlbfs_reserv.html","author":"Kravetz Mike","year":"2017","unstructured":"Mike Kravetz. Hugetlbfs Reservation. https:\/\/www.kernel.org\/doc\/html\/v4.20\/vm\/hugetlbfs_reserv.html, 2017."},{"key":"e_1_3_2_1_197_1","volume-title":"USTC","author":"Bonwick Jeff","year":"1994","unstructured":"Jeff Bonwick. The Slab Allocator: An Object-Caching Kernel Memory Allocator. In USTC, 1994."},{"key":"e_1_3_2_1_198_1","unstructured":"Khugepage Daemon. https:\/\/www.kernel.org\/doc\/Documentation\/vm\/transhuge.txt."},{"key":"e_1_3_2_1_199_1","unstructured":"Swap Management. https:\/\/www.kernel.org\/doc\/gorman\/html\/understand\/understand014.html."},{"key":"e_1_3_2_1_200_1","volume-title":"ATC","author":"Cervera Ra\u00fal","year":"1999","unstructured":"Ra\u00fal Cervera, Toni Cortes, and Yolanda Becerra. Improving Application Performance Through Swap Compression. In ATC, 1999."},{"key":"e_1_3_2_1_201_1","unstructured":"Linux KVM. https:\/\/linux-kvm.org\/page\/Main_Page."},{"key":"e_1_3_2_1_202_1","first-page":"16","volume-title":"DRAMSim2: A Cycle Accurate Memory System Simulator","author":"Rosenfeld Paul","year":"2011","unstructured":"Paul Rosenfeld, Elliott Cooper-Balis, and Bruce Jacob. DRAMSim2: A Cycle Accurate Memory System Simulator. volume 10, pages 16--19. IEEE, 2011."},{"key":"e_1_3_2_1_203_1","doi-asserted-by":"publisher","DOI":"10.1109\/ISPASS57527.2023.00021"},{"key":"e_1_3_2_1_204_1","doi-asserted-by":"publisher","DOI":"10.1109\/TC.2005.190"},{"key":"e_1_3_2_1_205_1","volume-title":"ISCA","author":"Amit Nadav","year":"2010","unstructured":"Nadav Amit, Muli Ben-Yehuda, and Ben-Ami Yassour. IOMMU: strategies for mitigating the IOTLB bottleneck. In ISCA, 2010."},{"key":"e_1_3_2_1_206_1","volume-title":"ISCA","author":"Ganguly Debashis","year":"2019","unstructured":"Debashis Ganguly, Ziyu Zhang, Jun Yang, and Rami Melhem. Interplay Between Hardware Prefetcher and Page Eviction Policy in Cpu-Gpu Unified Virtual Memory. In ISCA, 2019."},{"key":"e_1_3_2_1_207_1","volume-title":"ISCA","author":"Sun Yifan","year":"2019","unstructured":"Yifan Sun, Trinayan Baruah, Saiful A. Mojumder, Shi Dong, Xiang Gong, Shane Treadway, Yuhui Bao, Spencer Hance, Carter Mc- Cardwell, Vincent Zhao, Harrison Barclay, Amir Kavyan Ziabari, Zhongliang Chen, Rafael Ubal, Jos\u00e9 L. Abell\u00e1n, John Kim, Ajay Joshi, and David Kaeli. MGPUSim: Enabling Multi-GPU Performance Modeling and Optimization. In ISCA, 2019."},{"key":"e_1_3_2_1_208_1","unstructured":"NVIDIA Linux Open GPU Kernel Module. https:\/\/github.com\/ NVIDIA\/open-gpu-kernel-modules."},{"key":"e_1_3_2_1_209_1","volume-title":"ICCD","author":"Akram Ayaz","year":"2016","unstructured":"Ayaz Akram and Lina Sawalha. x86 Computer Architecture Simulators: A Comparative Study. In ICCD, 2016."},{"key":"e_1_3_2_1_210_1","volume-title":"Stride Directed Prefetching in Scalar Processors. In MICRO","author":"Fu John W. C.","year":"1992","unstructured":"John W. C. Fu, Janak H. Patel, and Bob L. Janssens. Stride Directed Prefetching in Scalar Processors. In MICRO, 1992."},{"key":"e_1_3_2_1_211_1","volume-title":"ISCA","author":"Jaleel Aamer","year":"2010","unstructured":"Aamer Jaleel, Kevin B. Theobald, Simon C. Steely, and Joel Emer. High Performance Cache Replacement Using Re-Reference Interval Prediction (RRIP). In ISCA, 2010."},{"key":"e_1_3_2_1_212_1","volume-title":"TC","author":"Chen Tien-Fu","year":"1995","unstructured":"Tien-Fu Chen and Jean-Loup Baer. Effective Hardware-based Data Prefetching for High-performance Processors. In TC, 1995."},{"key":"e_1_3_2_1_213_1","unstructured":"The linux kernel 5.15.0. https:\/\/www.kernel.org\/."},{"key":"e_1_3_2_1_214_1","unstructured":"Intel. 5-Level Paging and 5-Level EPT 2017."},{"key":"e_1_3_2_1_215_1","unstructured":"Google. CITY Hash. https:\/\/github.com\/google\/cityhash."},{"key":"e_1_3_2_1_216_1","volume-title":"The PowerPC Architecture: A Specification for a New Family of RISC Processors","author":"Cathy May","year":"1994","unstructured":"May Cathy, Silha Ed, Simpson Rick, and Warren Hank. The PowerPC Architecture: A Specification for a New Family of RISC Processors. 1994."},{"key":"e_1_3_2_1_217_1","unstructured":"llama.cpp. https:\/\/github.com\/ggerganov\/llama.cpp."},{"key":"e_1_3_2_1_218_1","doi-asserted-by":"publisher","DOI":"10.1109\/TUFFC.2022.3148332"},{"key":"e_1_3_2_1_219_1","doi-asserted-by":"publisher","DOI":"10.1109\/CLUSTR.2006.311859"},{"key":"e_1_3_2_1_220_1","doi-asserted-by":"publisher","DOI":"10.1038\/s41467-023-42338-8"},{"key":"e_1_3_2_1_221_1","unstructured":"ftrace and Function Tracer. https:\/\/www.kernel.org\/doc\/html\/v5.1\/trace\/ftrace.html."},{"key":"e_1_3_2_1_222_1","unstructured":"Cosine Similarity. https:\/\/en.wikipedia.org\/wiki\/Cosine_similarity."},{"key":"e_1_3_2_1_223_1","doi-asserted-by":"crossref","unstructured":"Konstantinos Kanellopoulos Konstantinos Sgouras F. Nisa Bostanci Andreas Kosmas Kakolyris Berkin K. Konar Rahul Bera Mohammad Sadrosadati Rakesh Kumar Nandita Vijaykumar and Onur Mutlu. Virtuoso: Enabling fast and accurate virtual memory research via an imitation-based os simulation methodology. In arXiv 2025.","DOI":"10.1145\/3676641.3716027"},{"key":"e_1_3_2_1_224_1","volume-title":"HPCA","author":"Genbrugge Davy","year":"2010","unstructured":"Davy Genbrugge, Stijn Eyerman, and Lieven Eeckhout. Interval Simulation: Raising the Level of Abstraction in Architectural Simulation. In HPCA, 2010."},{"key":"e_1_3_2_1_225_1","volume-title":"TACO","author":"Ryckbosch Frederick","year":"2012","unstructured":"Frederick Ryckbosch, Stijn Polfliet, and Lieven Eeckhout. VSim: Simulating Multi-Server Setups at Near Native Hardware Speed. In TACO, 2012."},{"key":"e_1_3_2_1_226_1","doi-asserted-by":"publisher","DOI":"10.1109\/ISPASS.2013.6557141"},{"key":"e_1_3_2_1_227_1","volume-title":"ISPASS","author":"Carlson Trevor E.","year":"2014","unstructured":"Trevor E. Carlson, Wim Heirman, Kenzo Van Craeynest, and Lieven Eeckhout. Barrier Point: Sampled Simulation of Multi-Threaded Applications. In ISPASS, 2014."},{"key":"e_1_3_2_1_228_1","doi-asserted-by":"publisher","DOI":"10.1145\/3352460.3358264"},{"key":"e_1_3_2_1_229_1","doi-asserted-by":"publisher","DOI":"10.1109\/ISPASS55109.2022.00006"},{"key":"e_1_3_2_1_230_1","volume-title":"Live Sampling. In TACO","author":"Liu Changxi","year":"2023","unstructured":"Changxi Liu, Alen Sabu, Akanksha Chaudhari, Qingxuan Kang, and Trevor E. Carlson. Pac-Sim: Simulation of Multi-threaded Workloads using Intelligent, Live Sampling. In TACO, 2023."},{"key":"e_1_3_2_1_231_1","volume-title":"ELFies: Executable Region Checkpoints for Performance Analysis and Simulation. In CGO","author":"Patil Harish","year":"2021","unstructured":"Harish Patil, Alexander Isaev, Wim Heirman, Alen Sabu, Ali Hajiabadi, and Trevor E. Carlson. ELFies: Executable Region Checkpoints for Performance Analysis and Simulation. In CGO, 2021."},{"key":"e_1_3_2_1_232_1","volume-title":"Loop- Point: Checkpoint-driven Sampled Simulation for Multi-threaded Applications. In HPCA","author":"Sabu Alen","year":"2022","unstructured":"Alen Sabu, Harish Patil, Wim Heirman, and Trevor E. Carlson. Loop- Point: Checkpoint-driven Sampled Simulation for Multi-threaded Applications. In HPCA, 2022."},{"key":"e_1_3_2_1_233_1","volume":"201","author":"Gandhi Jayneel","unstructured":"Jayneel Gandhi, Arkaprava Basu, Mark D. Hill, and Michael M. Swift. BadgerTrap: A Tool to Instrument x86--64 TLB Misses. In SIGARCH Comput. Archit. News, 2014.","journal-title":"TLB Misses. In SIGARCH Comput. Archit. News"},{"key":"e_1_3_2_1_234_1","doi-asserted-by":"publisher","DOI":"10.1109\/MICRO50266.2020.00046"},{"key":"e_1_3_2_1_235_1","volume-title":"EECS Department","author":"Wawrzynek J.","year":"2006","unstructured":"J. Wawrzynek, M. Oskin, C. Kozyrakis, D. Chiou, D. A. Patterson, and S.-L. Lu. Ramp: A research accelerator for multiple processors. In EECS Department, University of California, Berkeley, Tech. Rep. UCB\/EECS-2006-158, 2006."},{"key":"e_1_3_2_1_236_1","volume-title":"Cycle-Accurate Simulators. In MICRO","author":"Chiou D.","year":"2007","unstructured":"D. Chiou, D. Sunwoo, J. Kim, N. A. Patil, W. Reinhart, and D. E. Johnson. FPGA-Accelerated Simulation Technologies (FAST): Fast, Full-System, Cycle-Accurate Simulators. In MICRO, 2007."},{"key":"e_1_3_2_1_237_1","doi-asserted-by":"publisher","DOI":"10.5555\/2014698.2014876"},{"key":"e_1_3_2_1_238_1","volume-title":"Full-System Multiprocessor Simulations Using FPGAs. In ACM TRTS","author":"Chung E. S.","year":"2009","unstructured":"E. S. Chung, M. K. Papamichael, E. Nurvitadhi, J. C. Hoe, K. Mai, and B. Falsafi. ProtoFlex: Towards Scalable, Full-System Multiprocessor Simulations Using FPGAs. In ACM TRTS, 2009."},{"key":"e_1_3_2_1_239_1","doi-asserted-by":"publisher","DOI":"10.1145\/1837274.1837390"},{"key":"e_1_3_2_1_240_1","volume-title":"ISCA","author":"Karandikar Sagar","year":"2018","unstructured":"Sagar Karandikar, Howard Mao, Donggyu Kim, David Biancolin, Alon Amid, Dayeol Lee, Nathan Pemberton, Emmanuel Amaro, Colin Schmidt, Aditya Chopra, Qijing Huang, Kyle Kovacs, Borivoje Nikolic, Randy Katz, Jonathan Bachrach, and Krste Asanovic. FireSim: FPGAaccelerated Cycle-exact Scale-out System Simulation in the Public Cloud. In ISCA, 2018."},{"key":"e_1_3_2_1_241_1","volume":"201","author":"Agrawal Nitin","unstructured":"Nitin Agrawal, Leo Arulraj, Andrea C. Arpaci-Dusseau, and Remzi H. Arpaci-Dusseau. Emulating Goliath Storage Systems with David. In ACM Trans. Storage, 2012.","journal-title":"David. In ACM Trans. Storage"},{"key":"e_1_3_2_1_242_1","volume-title":"ASPLOS","author":"Mansi Mark","year":"2020","unstructured":"Mark Mansi and Michael M. Swift. 0sim: Preparing System Software for a World with Terabyte-scale Memories. In ASPLOS, 2020."},{"key":"e_1_3_2_1_243_1","volume-title":"NSDI","author":"Wang Yang","year":"2014","unstructured":"Yang Wang, Manos Kapritsos, Lara Schmidt, Lorenzo Alvisi, and Mike Dahlin. Exalt: Empowering Researchers to Evaluate Large- Scale Storage Systems. In NSDI, 2014."},{"key":"e_1_3_2_1_244_1","volume-title":"ISCA","author":"Park Chang Hyun","year":"2020","unstructured":"Chang Hyun Park, Sanghoon Cha, Bokyeong Kim, Youngjin Kwon, David Black-Schaffer, and Jaehyuk Huh. Perforated Page: Supporting Fragmented Memory Allocation for Large Pages. In ISCA, 2020."},{"key":"e_1_3_2_1_245_1","volume-title":"OSDI","author":"Kwon Youngjin","year":"2016","unstructured":"Youngjin Kwon, Hangchen Yu, Simon Peter, Christopher J. Rossbach, and Emmett Witchel. Coordinated and Efficient Huge Page Management with Ingens. In OSDI, 2016."},{"key":"e_1_3_2_1_246_1","volume-title":"Tradeoffs in Supporting Two Page Sizes. In ISCA","author":"Talluri Madhusudhan","year":"1992","unstructured":"Madhusudhan Talluri, Shing Kong, Mark D. Hill, and David A. Patterson. Tradeoffs in Supporting Two Page Sizes. In ISCA, 1992."},{"key":"e_1_3_2_1_247_1","doi-asserted-by":"publisher","DOI":"10.1145\/3173162.3173203"},{"key":"e_1_3_2_1_248_1","volume-title":"ASPLOS","author":"Panwar Ashish","year":"2019","unstructured":"Ashish Panwar, Sorav Bansal, and K Gopinath. Hawkeye: Efficient Fine-grained OS Support for Huge Pages. In ASPLOS, 2019."},{"key":"e_1_3_2_1_249_1","volume-title":"MICRO","author":"Ausavarungnirun Rachata","year":"2017","unstructured":"Rachata Ausavarungnirun, Joshua Landgraf, Vance Miller, Saugata Ghose, Jayneel Gandhi, Christopher J. Rossbach, and Onur Mutlu. Mosaic: A GPU Memory Manager with Application-Transparent Support for Multiple Page Sizes. In MICRO, 2017."},{"key":"e_1_3_2_1_250_1","volume-title":"HPCA","author":"Fang Zhen","year":"2001","unstructured":"Zhen Fang, Lixin Zhang, J.B. Carter, W.C. Hsieh, and S.A. McKee. Reevaluating Online Superpage Promotion with Hardware Support. In HPCA, 2001."},{"key":"e_1_3_2_1_251_1","volume-title":"ISCA","author":"Swanson Mark","year":"1998","unstructured":"Mark Swanson, Leigh Stoller, and John Carter. Increasing TLB Reach Using Superpages Backed By Shadow Memory. In ISCA, 1998."},{"key":"e_1_3_2_1_252_1","doi-asserted-by":"publisher","DOI":"10.1109\/HPCA.2015.7056035"},{"key":"e_1_3_2_1_253_1","volume-title":"Surpassing the TLB Performance of Superpages with Less Operating System Support. In ASPLOS","author":"Talluri Madhusudhan","year":"1994","unstructured":"Madhusudhan Talluri and Mark D. Hill. Surpassing the TLB Performance of Superpages with Less Operating System Support. In ASPLOS, 1994."},{"key":"e_1_3_2_1_254_1","doi-asserted-by":"publisher","DOI":"10.1145\/1375634.1375641"},{"key":"e_1_3_2_1_255_1","volume-title":"ATC","author":"Ganapathy Narayanan","year":"1998","unstructured":"Narayanan Ganapathy and Curt Schimmel. General Purpose Operating System Support for Multiple Page Sizes. In ATC, 1998."},{"key":"e_1_3_2_1_256_1","volume-title":"MICRO","author":"Vavouliotis Georgios","year":"2021","unstructured":"Georgios Vavouliotis, Lluc Alvarez, Boris Grot, Daniel Jim\u00e9nez, and Marc Casas. Morrigan: A Composite Instruction TLB Prefetcher. In MICRO, 2021."},{"key":"e_1_3_2_1_257_1","volume-title":"ISCA","author":"Kandiraju Gokul B","year":"2002","unstructured":"Gokul B Kandiraju and Anand Sivasubramaniam. Going the Distance for TLB Prefetching: An Application-driven Study. In ISCA, 2002."},{"key":"e_1_3_2_1_258_1","volume-title":"ISCA","author":"Saulsbury Ashley","year":"2000","unstructured":"Ashley Saulsbury, Fredrik Dahlgren, and Per Stenstr\u00f6m. Recencybased TLB Preloading. In ISCA, 2000."},{"key":"e_1_3_2_1_259_1","doi-asserted-by":"publisher","DOI":"10.1109\/HPCA51647.2021.00050"},{"key":"e_1_3_2_1_260_1","volume-title":"CHiRP: Control-Flow History Reuse Prediction. In MICRO","author":"Mirbagher-Ajorpaz Samira","year":"2020","unstructured":"Samira Mirbagher-Ajorpaz, Elba Garza, Gilles Pokam, and Daniel A. Jim\u00e9nez. CHiRP: Control-Flow History Reuse Prediction. In MICRO, 2020."},{"key":"e_1_3_2_1_261_1","doi-asserted-by":"publisher","DOI":"10.1145\/3466752.3480105"},{"key":"e_1_3_2_1_262_1","doi-asserted-by":"publisher","DOI":"10.1145\/2540708.2540741"},{"key":"e_1_3_2_1_263_1","doi-asserted-by":"publisher","DOI":"10.1007\/978-3-642-54420-0_43"},{"key":"e_1_3_2_1_264_1","volume-title":"Efficient Memory Virtualization: Reducing Dimensionality of Nested Page Walks. In MICRO","author":"Gandhi Jayneel","year":"2014","unstructured":"Jayneel Gandhi, Arkaprava Basu, Mark D. Hill, and Michael M. Swift. Efficient Memory Virtualization: Reducing Dimensionality of Nested Page Walks. In MICRO, 2014."},{"key":"e_1_3_2_1_265_1","volume-title":"Using TLB Speculation to Overcome Page Splintering in Virtual Machines. Technical report","author":"Pham Binh","year":"2015","unstructured":"Binh Pham, Jan Vesely, Gabriel H Loh, and Abhishek Bhattacharjee. Using TLB Speculation to Overcome Page Splintering in Virtual Machines. Technical report, 2015."},{"key":"e_1_3_2_1_266_1","doi-asserted-by":"publisher","DOI":"10.1145\/1346281.1346286"},{"key":"e_1_3_2_1_267_1","volume-title":"ISCA","author":"Yan Zi","year":"2017","unstructured":"Zi Yan, J\u00e1n Vesely, Guilherme Cox, and Abhishek Bhattacharjee. Hardware Translation Coherence for Virtualized Systems. In ISCA, 2017."},{"key":"e_1_3_2_1_268_1","volume-title":"ISCA","author":"Skarlatos Dimitrios","year":"2020","unstructured":"Dimitrios Skarlatos, Umur Darbaz, Bhargava Gopireddy, Nam Sung Kim, and Josep Torrellas. BabelFish: Fusing Address Translations for Containers. In ISCA, 2020."},{"key":"e_1_3_2_1_269_1","doi-asserted-by":"publisher","DOI":"10.1145\/3445814.3446704"},{"key":"e_1_3_2_1_270_1","doi-asserted-by":"publisher","DOI":"10.1145\/3445814.3446709"}],"event":{"name":"ASPLOS '25: 30th ACM International Conference on Architectural Support for Programming Languages and Operating Systems","location":"Rotterdam Netherlands","acronym":"ASPLOS '25","sponsor":["SIGPLAN ACM Special Interest Group on Programming Languages","SIGOPS ACM Special Interest Group on Operating Systems","SIGARCH ACM Special Interest Group on Computer Architecture"]},"container-title":["Proceedings of the 30th ACM International Conference on Architectural Support for Programming Languages and Operating Systems, Volume 2"],"original-title":[],"link":[{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/3676641.3716027","content-type":"unspecified","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/dl.acm.org\/doi\/pdf\/10.1145\/3676641.3716027","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,8,21]],"date-time":"2025-08-21T11:11:29Z","timestamp":1755774689000},"score":1,"resource":{"primary":{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/3676641.3716027"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2025,3,30]]},"references-count":270,"alternative-id":["10.1145\/3676641.3716027","10.1145\/3676641"],"URL":"https:\/\/doi.org\/10.1145\/3676641.3716027","relation":{},"subject":[],"published":{"date-parts":[[2025,3,30]]},"assertion":[{"value":"2025-03-30","order":3,"name":"published","label":"Published","group":{"name":"publication_history","label":"Publication History"}}]}}