{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,2,18]],"date-time":"2026-02-18T23:53:52Z","timestamp":1771458832252,"version":"3.50.1"},"publisher-location":"New York, NY, USA","reference-count":105,"publisher":"ACM","license":[{"start":{"date-parts":[[2025,3,30]],"date-time":"2025-03-30T00:00:00Z","timestamp":1743292800000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/www.acm.org\/publications\/policies\/copyright_policy#Background"}],"funder":[{"name":"National Key R&D Program of China","award":["2022YFB2901300"],"award-info":[{"award-number":["2022YFB2901300"]}]},{"DOI":"10.13039\/501100006374","name":"National Natural Science Foundation of China","doi-asserted-by":"publisher","award":["62202447"],"award-info":[{"award-number":["62202447"]}],"id":[{"id":"10.13039\/501100006374","id-type":"DOI","asserted-by":"publisher"}]}],"content-domain":{"domain":["dl.acm.org"],"crossmark-restriction":true},"short-container-title":[],"published-print":{"date-parts":[[2025,3,30]]},"DOI":"10.1145\/3676641.3716259","type":"proceedings-article","created":{"date-parts":[[2025,3,27]],"date-time":"2025-03-27T16:47:32Z","timestamp":1743094052000},"page":"498-514","update-policy":"https:\/\/doi.org\/10.1145\/crossmark-policy","source":"Crossref","is-referenced-by-count":4,"title":["Harmonia: A Unified Framework for Heterogeneous FPGA Acceleration in the Cloud"],"prefix":"10.1145","author":[{"ORCID":"https:\/\/orcid.org\/0009-0004-3814-3776","authenticated-orcid":false,"given":"Luyang","family":"Li","sequence":"first","affiliation":[{"name":"Institute of Computing Technology, Chinese Academy of Sciences, Beijing, China and University of Chinese Academy of Sciences, Beijing, China"}]},{"ORCID":"https:\/\/orcid.org\/0000-0002-5506-5958","authenticated-orcid":false,"given":"Heng","family":"Pan","sequence":"additional","affiliation":[{"name":"Computer Network Information Center, Chinese Academy of Sciences, Beijing, China"}]},{"ORCID":"https:\/\/orcid.org\/0000-0001-6503-5309","authenticated-orcid":false,"given":"Xinchen","family":"Wan","sequence":"additional","affiliation":[{"name":"Hong Kong University of Science and Technology, Hong Kong SAR, China"}]},{"ORCID":"https:\/\/orcid.org\/0009-0005-7675-5711","authenticated-orcid":false,"given":"Kai","family":"Lv","sequence":"additional","affiliation":[{"name":"Institute of Computing Technology, Chinese Academy of Sciences, Beijing, China"}]},{"ORCID":"https:\/\/orcid.org\/0000-0003-3184-4081","authenticated-orcid":false,"given":"Zilong","family":"Wang","sequence":"additional","affiliation":[{"name":"Hong Kong University of Science and Technology, Hong Kong SAR, China"}]},{"ORCID":"https:\/\/orcid.org\/0000-0003-0032-1974","authenticated-orcid":false,"given":"Qian","family":"Zhao","sequence":"additional","affiliation":[{"name":"Douyin Co., Ltd., Beijing, China"}]},{"ORCID":"https:\/\/orcid.org\/0009-0009-2602-3407","authenticated-orcid":false,"given":"Feng","family":"Ning","sequence":"additional","affiliation":[{"name":"Douyin Co., Ltd., Beijing, China"}]},{"ORCID":"https:\/\/orcid.org\/0009-0001-4951-3099","authenticated-orcid":false,"given":"Qingsong","family":"Ning","sequence":"additional","affiliation":[{"name":"Douyin Co., Ltd., Beijing, China"}]},{"ORCID":"https:\/\/orcid.org\/0009-0007-7167-5768","authenticated-orcid":false,"given":"Shideng","family":"Zhang","sequence":"additional","affiliation":[{"name":"Douyin Co., Ltd., Beijing, China"}]},{"ORCID":"https:\/\/orcid.org\/0000-0002-9959-1124","authenticated-orcid":false,"given":"Zhenyu","family":"Li","sequence":"additional","affiliation":[{"name":"Institute of Computing Technology, Chinese Academy of Sciences, Beijing, China and University of Chinese Academy of Sciences, Beijing, China"}]},{"ORCID":"https:\/\/orcid.org\/0009-0005-0371-1515","authenticated-orcid":false,"given":"Layong","family":"Luo","sequence":"additional","affiliation":[{"name":"Researcher, Beijing, China"}]},{"ORCID":"https:\/\/orcid.org\/0000-0003-4964-1135","authenticated-orcid":false,"given":"Gaogang","family":"Xie","sequence":"additional","affiliation":[{"name":"Computer Network Information Center, Chinese Academy of Sciences, Beijing, China and University of Chinese Academy of Sciences, Beijing, China"}]}],"member":"320","published-online":{"date-parts":[[2025,3,30]]},"reference":[{"key":"e_1_3_2_1_1_1","unstructured":"Agilex\u2122 FPGA Portfolio. https:\/\/www.intel.com\/content\/www\/us\/en\/products\/details\/fpga\/agilex.html."},{"key":"e_1_3_2_1_2_1","unstructured":"Aliyun. Aliyun ECS F3 Instances. https:\/\/www.alibabacloud.com\/help\/doc-detail\/108504.html."},{"key":"e_1_3_2_1_3_1","unstructured":"Amazon EC2 F1 Instances. https:\/\/aws.amazon.com\/es\/ec2\/instancetypes\/f1\/."},{"key":"e_1_3_2_1_4_1","unstructured":"AMBA AXI4 Interface Protocol. https:\/\/www.xilinx.com\/products\/intellectual-property\/axi.html."},{"key":"e_1_3_2_1_5_1","unstructured":"AMD Alveo\u2122 Adaptable Accelerator Cards. https:\/\/www.xilinx.com\/products\/boards-and-kits\/alveo.html."},{"key":"e_1_3_2_1_6_1","unstructured":"AMD Virtex\u2122 UltraScale\u2122 VU19P FPGAs. https:\/\/www.amd.com\/en\/products\/adaptive-socs-and-fpgas\/fpga\/virtex-ultrascale-plusvu19p.html#portfolio."},{"key":"e_1_3_2_1_7_1","unstructured":"AMD Zynq\u2122 7000 SoCs. https:\/\/www.amd.com\/en\/products\/adaptive-socs-and-fpgas\/soc\/zynq-7000.html."},{"key":"e_1_3_2_1_8_1","volume-title":"Instruction sets should be free: The case for risc-v. EECS Department","author":"Asanovi\u0107 Krste","year":"2014","unstructured":"Krste Asanovi\u0107 and David A Patterson. Instruction sets should be free: The case for risc-v. EECS Department, University of California, Berkeley, Tech. Rep. UCB\/EECS-2014-146, 2014."},{"key":"e_1_3_2_1_9_1","unstructured":"Avalon\u00ae Interface Specifications. https:\/\/www.intel.com\/content\/www\/us\/en\/docs\/programmable\/683091\/20-1\/introduction-to-theinterface-specifications.html."},{"key":"e_1_3_2_1_10_1","doi-asserted-by":"publisher","DOI":"10.1109\/ICECS.2015.7440278"},{"key":"e_1_3_2_1_11_1","doi-asserted-by":"crossref","unstructured":"Christophe Bobda Joel Mandebi Mbongue Paul Chow Mohammad Ewais Naif Tarafdar Juan Camilo Vega Ken Eguro Dirk Koch Suranga Handagala Miriam Leeser et al. The future of fpga acceleration in datacenters and the cloud. ACM Transactions on Reconfigurable Technology and Systems (TRETS) 15(3):1--42 2022.","DOI":"10.1145\/3506713"},{"key":"e_1_3_2_1_12_1","doi-asserted-by":"publisher","DOI":"10.1109\/FCCM.2012.25"},{"key":"e_1_3_2_1_13_1","volume-title":"PCI express system architecture","author":"Budruk Ravi","year":"2004","unstructured":"Ravi Budruk, Don Anderson, and Tom Shanley. PCI express system architecture. Addison-Wesley Professional, 2004."},{"key":"e_1_3_2_1_14_1","doi-asserted-by":"publisher","DOI":"10.5555\/2650280.2650362"},{"key":"e_1_3_2_1_15_1","first-page":"29","volume-title":"18th USENIX Conference on File and Storage Technologies (FAST 20)","author":"Cao Wei","year":"2020","unstructured":"Wei Cao, Yang Liu, Zhushi Cheng, Ning Zheng, Wei Li, Wenjie Wu, Linqiang Ouyang, Peng Wang, Yijing Wang, Ray Kuan, et al. POLARDB meets computational storage: Efficiently support analytical workloads in Cloud-Native relational database. In 18th USENIX Conference on File and Storage Technologies (FAST 20), pages 29--41, 2020."},{"key":"e_1_3_2_1_16_1","doi-asserted-by":"publisher","DOI":"10.5555\/3195638.3195647"},{"key":"e_1_3_2_1_17_1","doi-asserted-by":"publisher","DOI":"10.1109\/TCOM.1974.1092259"},{"key":"e_1_3_2_1_18_1","doi-asserted-by":"publisher","DOI":"10.1145\/2597917.2597929"},{"key":"e_1_3_2_1_19_1","doi-asserted-by":"publisher","DOI":"10.1145\/3470496.3533043"},{"key":"e_1_3_2_1_20_1","volume-title":"January 12","author":"Chiang Hsin-Chieh","year":"2010","unstructured":"Hsin-Chieh Chiang, Yuan-Pang Dai, and Chuei-Yu Wang. Full hardware based tcp\/ip traffic offload engine (toe) device and the method thereof, January 12 2010. US Patent 7,647,416."},{"key":"e_1_3_2_1_21_1","doi-asserted-by":"publisher","DOI":"10.1109\/ICDCS47774.2020.00029"},{"key":"e_1_3_2_1_22_1","doi-asserted-by":"publisher","DOI":"10.5555\/1952101"},{"key":"e_1_3_2_1_23_1","volume-title":"SNUG 2002 (Synopsys Users Group Conference","volume":"281","author":"Cummings Clifford E","year":"2002","unstructured":"Clifford E Cummings. Simulation and synthesis techniques for asynchronous fifo design. In SNUG 2002 (Synopsys Users Group Conference, San Jose, CA, 2002) User Papers, volume 281. Citeseer, 2002."},{"key":"e_1_3_2_1_24_1","unstructured":"Database Access. https:\/\/github.com\/Xilinx\/Vitis_Libraries\/tree\/main\/database."},{"key":"e_1_3_2_1_25_1","doi-asserted-by":"publisher","DOI":"10.1145\/3623278.3624772"},{"key":"e_1_3_2_1_26_1","unstructured":"DDR4 Controller. https:\/\/www.xilinx.com\/products\/intellectualproperty\/ ddr4.html."},{"key":"e_1_3_2_1_27_1","doi-asserted-by":"publisher","DOI":"10.1109\/65.819174"},{"key":"e_1_3_2_1_28_1","doi-asserted-by":"publisher","DOI":"10.5555\/2060106.2060725"},{"key":"e_1_3_2_1_29_1","first-page":"523","volume-title":"Nsdi","volume":"16","author":"Eisenbud Daniel E","year":"2016","unstructured":"Daniel E Eisenbud, Cheng Yi, Carlo Contavalli, Cody Smith, Roman Kononov, Eric Mann-Hielscher, Ardas Cilingiroglu, Bin Cheyney, Wentao Shang, and Jinnah Dylan Hosein. Maglev: A fast and reliable software network load balancer. In Nsdi, volume 16, pages 523--535, 2016."},{"key":"e_1_3_2_1_30_1","unstructured":"Ethernet SubSystems 10G\/25G\/40G\/50G\/100G\/200G\/400G. https:\/\/ adaptivesupport.amd.com\/s\/article\/71820?language=en_US."},{"key":"e_1_3_2_1_31_1","doi-asserted-by":"publisher","DOI":"10.1109\/CloudCom.2015.60"},{"key":"e_1_3_2_1_32_1","first-page":"51","volume-title":"15th USENIX Symposium on Networked Systems Design and Implementation (NSDI 18)","author":"Firestone Daniel","year":"2018","unstructured":"Daniel Firestone, Andrew Putnam, Sambhrama Mundkur, Derek Chiou, Alireza Dabagh, Mike Andrewartha, Hari Angepat, Vivek Bhanu, Adrian Caulfield, Eric Chung, et al. Azure accelerated networking: SmartNICs in the public cloud. In 15th USENIX Symposium on Networked Systems Design and Implementation (NSDI 18), pages 51--66, 2018."},{"key":"e_1_3_2_1_33_1","doi-asserted-by":"publisher","DOI":"10.1109\/FCCM.2008.48"},{"key":"e_1_3_2_1_34_1","unstructured":"Intel. Intel\u00ae FPGAs and Programmable Solutions. https:\/\/www.intel.com\/content\/www\/us\/en\/products\/programmable.html."},{"key":"e_1_3_2_1_35_1","unstructured":"Intel Quartus Prime. https:\/\/www.intel.com\/content\/www\/us\/en\/ products\/details\/fpga\/development-tools\/quartus-prime.html."},{"key":"e_1_3_2_1_36_1","unstructured":"Intel\u00ae Arria\u00ae 10 FPGA and SoC FPGA. https:\/\/www.intel.com\/ content\/www\/us\/en\/products\/details\/fpga\/arria\/10.html."},{"key":"e_1_3_2_1_37_1","unstructured":"Intel\u00ae FPGA IP for PCIe. https:\/\/www.intel.com\/content\/www\/ us\/en\/products\/details\/fpga\/intellectual-property\/interfaceprotocols\/ pci-express-protocol.html."},{"key":"e_1_3_2_1_38_1","volume-title":"https:\/\/www.intel.com\/ content\/www\/us\/en\/products\/details\/fpga\/stratix.html","author":"As Intel\u00ae Stratix\u00ae","year":"2013","unstructured":"Intel\u00ae Stratix\u00ae Series FPGAs and SoCs. https:\/\/www.intel.com\/ content\/www\/us\/en\/products\/details\/fpga\/stratix.html, 2013."},{"key":"e_1_3_2_1_39_1","unstructured":"IP-XACT. https:\/\/www.accellera.org\/downloads\/standards\/ip-xact."},{"key":"e_1_3_2_1_40_1","doi-asserted-by":"publisher","DOI":"10.1109\/FCCM.2015.15"},{"key":"e_1_3_2_1_41_1","doi-asserted-by":"publisher","DOI":"10.1109\/IMW.2017.7939084"},{"key":"e_1_3_2_1_42_1","doi-asserted-by":"publisher","DOI":"10.1109\/FPL.2005.1515726"},{"key":"e_1_3_2_1_43_1","doi-asserted-by":"publisher","DOI":"10.1109\/FPL.2015.7293956"},{"key":"e_1_3_2_1_44_1","first-page":"107","volume-title":"13th USENIX Symposium on Operating Systems Design and Implementation (OSDI 18)","author":"Khawaja Ahmed","year":"2018","unstructured":"Ahmed Khawaja, Joshua Landgraf, Rohith Prakash, Michael Wei, Eric Schkufza, and Christopher J Rossbach. Sharing, protection, and compatibility for reconfigurable fabric with AmorphOS. In 13th USENIX Symposium on Operating Systems Design and Implementation (OSDI 18), pages 107--127, 2018."},{"key":"e_1_3_2_1_45_1","volume-title":"Rc3e: provision and management of reconfigurable hardware accelerators in a cloud environment. arXiv preprint arXiv:1508.06843","author":"Knodel Oliver","year":"2015","unstructured":"Oliver Knodel and Rainer G Spallek. Rc3e: provision and management of reconfigurable hardware accelerators in a cloud environment. arXiv preprint arXiv:1508.06843, 2015."},{"key":"e_1_3_2_1_46_1","doi-asserted-by":"publisher","DOI":"10.1109\/FPL.2013.6645517"},{"key":"e_1_3_2_1_47_1","first-page":"991","volume-title":"14th USENIX Symposium on Operating Systems Design and Implementation (OSDI 20)","author":"Korolija Dario","year":"2020","unstructured":"Dario Korolija, Timothy Roscoe, and Gustavo Alonso. Do OS abstractions make sense on FPGAs? In 14th USENIX Symposium on Operating Systems Design and Implementation (OSDI 20), pages 991--1010, 2020."},{"key":"e_1_3_2_1_48_1","doi-asserted-by":"publisher","DOI":"10.1145\/3582016.3582048"},{"key":"e_1_3_2_1_49_1","doi-asserted-by":"publisher","DOI":"10.1145\/3445814.3446755"},{"key":"e_1_3_2_1_50_1","volume-title":"Smartssd: Fpga accelerated near-storage data analytics on ssd","author":"Lee Joo Hwan","year":"2020","unstructured":"Joo Hwan Lee, Hui Zhang, Veronica Lagrange, Praveen Krishnamoorthy, Xiaodong Zhao, and Yang Seok Ki. Smartssd: Fpga accelerated near-storage data analytics on ssd. IEEE Computer architecture letters, 19(2):110--113, 2020."},{"issue":"4","key":"e_1_3_2_1_51_1","first-page":"1289","article-title":"Hardware context-switch methodology for dynamically partially reconfigurable systems","volume":"26","author":"Lee Trong-Yen","year":"2010","unstructured":"Trong-Yen Lee, Che-Cheng Hu, Li-Wen Lai, and Chia-Chun Tsai. Hardware context-switch methodology for dynamically partially reconfigurable systems. Journal of Information Science and Engineering, 26(4):1289--1305, 2010.","journal-title":"Journal of Information Science and Engineering"},{"key":"e_1_3_2_1_52_1","doi-asserted-by":"publisher","DOI":"10.1109\/FPGA.2000.903426"},{"key":"e_1_3_2_1_53_1","doi-asserted-by":"publisher","DOI":"10.1145\/2934872.2934897"},{"key":"e_1_3_2_1_54_1","doi-asserted-by":"publisher","DOI":"10.1145\/3447548.3467101"},{"key":"e_1_3_2_1_55_1","doi-asserted-by":"publisher","DOI":"10.1145\/2749469.2750416"},{"key":"e_1_3_2_1_56_1","doi-asserted-by":"publisher","DOI":"10.1145\/3470496.3527439"},{"key":"e_1_3_2_1_57_1","first-page":"243","volume-title":"Proceedings of the 14th USENIX Conference on Operating Systems Design and Implementation","author":"Lin Jiaxin","year":"2020","unstructured":"Jiaxin Lin, Kiran Patel, Brent E Stephens, Anirudh Sivaraman, and Aditya Akella. Panic: A high-performance programmable nic for multi-tenant networks. In Proceedings of the 14th USENIX Conference on Operating Systems Design and Implementation, pages 243--259, 2020."},{"key":"e_1_3_2_1_58_1","unstructured":"Linux Kernel. https:\/\/www.kernel.org\/."},{"key":"e_1_3_2_1_59_1","volume-title":"Reconos: Multithreaded programming for reconfigurable computers. ACM Transactions on Embedded Computing Systems (TECS), 9(1):1--33","author":"L\u00fcbbers Enno","year":"2009","unstructured":"Enno L\u00fcbbers and Marco Platzner. Reconos: Multithreaded programming for reconfigurable computers. ACM Transactions on Embedded Computing Systems (TECS), 9(1):1--33, 2009."},{"key":"e_1_3_2_1_60_1","unstructured":"Matrix Multiply. https:\/\/github.com\/oneapi-src\/oneAPIsamples\/ tree\/master\/DirectProgramming\/CSYCL_FPGA\/ ReferenceDesigns\/matmul."},{"key":"e_1_3_2_1_61_1","unstructured":"Memory-Mapped Interfaces. https:\/\/www.intel.com\/content\/ www\/us\/en\/docs\/programmable\/683364\/18-1\/memory-mappedinterfaces. html."},{"key":"e_1_3_2_1_62_1","unstructured":"Microsoft Azure. https:\/\/azure.microsoft.com\/."},{"key":"e_1_3_2_1_63_1","doi-asserted-by":"publisher","DOI":"10.1109\/HOTCHIPS.2009.7478342"},{"key":"e_1_3_2_1_64_1","unstructured":"Nios\u00ae Soft Processor Ser. https:\/\/www.intel.com\/content\/www\/us\/ en\/products\/details\/fpga\/nios-processor.html."},{"key":"e_1_3_2_1_65_1","volume-title":"A New Era of Heterogeneous Computing. https:\/\/www.intel. com\/content\/www\/us\/en\/developer\/tools\/oneapi\/overview.html","year":"2024","unstructured":"oneAPI: A New Era of Heterogeneous Computing. https:\/\/www.intel. com\/content\/www\/us\/en\/developer\/tools\/oneapi\/overview.html, 2024."},{"key":"e_1_3_2_1_66_1","volume-title":"https:\/\/ofs.github.io\/ofs-2024.2-1\/","author":"Stack Overview Open FPGA","year":"2024","unstructured":"Open FPGA Stack Overview. https:\/\/ofs.github.io\/ofs-2024.2-1\/, 2024."},{"key":"e_1_3_2_1_67_1","doi-asserted-by":"publisher","DOI":"10.1145\/3627703.3629564"},{"key":"e_1_3_2_1_68_1","doi-asserted-by":"publisher","DOI":"10.1145\/2534169.2486026"},{"key":"e_1_3_2_1_69_1","doi-asserted-by":"publisher","DOI":"10.1109\/CONISOFT.2018.8645854"},{"key":"e_1_3_2_1_70_1","doi-asserted-by":"publisher","DOI":"10.5555\/2665671.2665678"},{"key":"e_1_3_2_1_71_1","unstructured":"QDMA Subsystem for PCI Express. https:\/\/www.xilinx.com\/products\/ intellectual-property\/pcie-qdma.html."},{"key":"e_1_3_2_1_72_1","doi-asserted-by":"publisher","DOI":"10.1109\/TPDS.2021.3063670"},{"key":"e_1_3_2_1_73_1","doi-asserted-by":"publisher","DOI":"10.1109\/FPT.2014.7082748"},{"key":"e_1_3_2_1_74_1","volume-title":"A PROGRAMMER'S BEST FRIEND. https:\/\/www.ruby-lang. org\/en\/documentation\/","author":"Ruby","year":"2024","unstructured":"Ruby, A PROGRAMMER'S BEST FRIEND. https:\/\/www.ruby-lang. org\/en\/documentation\/, 2024."},{"key":"e_1_3_2_1_75_1","doi-asserted-by":"publisher","DOI":"10.1109\/FCCM.2009.30"},{"key":"e_1_3_2_1_76_1","doi-asserted-by":"publisher","DOI":"10.1109\/TC.2017.2665475"},{"key":"e_1_3_2_1_77_1","doi-asserted-by":"publisher","DOI":"10.1145\/3035918.3058746"},{"key":"e_1_3_2_1_78_1","doi-asserted-by":"publisher","DOI":"10.1109\/ICCAD.1988.122511"},{"key":"e_1_3_2_1_79_1","volume-title":"Borph: An operating system for fpga-based reconfigurable computers","author":"Kwok-Hay So Hayden","year":"2007","unstructured":"Hayden Kwok-Hay So. Borph: An operating system for fpga-based reconfigurable computers. University of California, Berkeley, 2007."},{"key":"e_1_3_2_1_80_1","doi-asserted-by":"publisher","DOI":"10.1145\/2847263.2847276"},{"key":"e_1_3_2_1_81_1","unstructured":"UltraScale Integrated 100G Ethernet. https:\/\/www.xilinx.com\/products\/intellectual-property\/cmac_usplus.html."},{"key":"e_1_3_2_1_82_1","doi-asserted-by":"publisher","DOI":"10.1109\/ECTC51529.2024.00028"},{"key":"e_1_3_2_1_83_1","doi-asserted-by":"publisher","DOI":"10.1109\/FPL.2018.00031"},{"key":"e_1_3_2_1_84_1","unstructured":"Virtex\u2122 UltraScale\u2122 FPGAs. https:\/\/www.amd.com\/en\/products\/ adaptive-socs-and-fpgas\/fpga\/virtex-ultrascale-plus.html."},{"key":"e_1_3_2_1_85_1","unstructured":"Virtex\u2122 UltraScale\u2122 FPGAs. https:\/\/www.amd.com\/en\/products\/ adaptive-socs-and-fpgas\/fpga\/virtex-ultrascale.html."},{"key":"e_1_3_2_1_86_1","unstructured":"Vitis Unified Software Platform. https:\/\/www.xilinx.com\/products\/design-tools\/vitis.html."},{"key":"e_1_3_2_1_87_1","volume-title":"https:\/\/docs.amd.com\/r\/en-US\/ug835-vivado-tcl-commands","author":"Suite Tcl Command Reference Vivado Design","year":"2024","unstructured":"Vivado Design Suite Tcl Command Reference Guide. https:\/\/docs.amd.com\/r\/en-US\/ug835-vivado-tcl-commands, 2024."},{"key":"e_1_3_2_1_88_1","unstructured":"Vivado Design Suite Tutorial. https:\/\/www.xilinx.com\/developer\/products\/vivado.html."},{"key":"e_1_3_2_1_89_1","unstructured":"Vivado Design Suite Tutorial. https:\/\/www.intel.com\/content\/www\/us\/en\/docs\/programmable\/683091\/22-3\/introduction-to-memorymapped-interfaces.html."},{"key":"e_1_3_2_1_90_1","first-page":"1289","volume-title":"19th USENIX Symposium on Networked Systems Design and Implementation (NSDI 22)","author":"Wang Tao","year":"2022","unstructured":"Tao Wang, Xiangrui Yang, Gianni Antichi, Anirudh Sivaraman, and Aurojit Panda. Isolation mechanisms for High-Speed Packet- Processing pipelines. In 19th USENIX Symposium on Networked Systems Design and Implementation (NSDI 22), pages 1289--1305, 2022."},{"key":"e_1_3_2_1_91_1","first-page":"1","volume-title":"20th USENIX Symposium on Networked Systems Design and Implementation (NSDI","author":"Wang Zilong","year":"2023","unstructured":"Zilong Wang, Layong Luo, Qingsong Ning, Chaoliang Zeng, Wenxue Li, XinchenWan, Peng Xie, Tao Feng, Ke Cheng, Xiongfei Geng, et al. SRNIC: A scalable architecture for RDMA NICs. In 20th USENIX Symposium on Networked Systems Design and Implementation (NSDI, pages 1--14, 2023."},{"key":"e_1_3_2_1_92_1","doi-asserted-by":"publisher","DOI":"10.1109\/ReCoSoC.2014.6861366"},{"key":"e_1_3_2_1_93_1","doi-asserted-by":"crossref","unstructured":"Jagath Weerasinghe Francois Abel Christoph Hagleitner and Andreas Herkersdorf. Enabling fpgas in hyperscale data centers. In 2015 IEEE 12th Intl Conf on Ubiquitous Intelligence and Computing and 2015 IEEE 12th Intl Conf on Autonomic and Trusted Computing and 2015 IEEE 15th Intl Conf on Scalable Computing and Communications and Its Associated Workshops (UIC-ATC-ScalCom) pages 1078--1086. IEEE 2015.","DOI":"10.1109\/UIC-ATC-ScalCom-CBDCom-IoP.2015.199"},{"key":"e_1_3_2_1_94_1","doi-asserted-by":"publisher","DOI":"10.1145\/3620665.3640368"},{"key":"e_1_3_2_1_95_1","unstructured":"Memory Mapped Interfaces. https:\/\/docs.amd.com\/r\/en-US\/ug1399-vitis-hls\/Memory-Mapped-Interfaces."},{"key":"e_1_3_2_1_96_1","doi-asserted-by":"publisher","DOI":"10.1145\/3603269.3604835"},{"key":"e_1_3_2_1_97_1","first-page":"841","volume-title":"16th USENIX Symposium on Operating Systems Design and Implementation (OSDI 22)","author":"Zeng Chaoliang","year":"2022","unstructured":"Chaoliang Zeng, Layong Luo, Qingsong Ning, Yaodong Han, Yuhang Jiang, Ding Tang, Zilong Wang, Kai Chen, and Chuanxiong Guo. FAERY: An FPGA-accelerated embedding-based retrieval system. In 16th USENIX Symposium on Operating Systems Design and Implementation (OSDI 22), pages 841--856, 2022."},{"key":"e_1_3_2_1_98_1","first-page":"1345","volume-title":"19th USENIX Symposium on Networked Systems Design and Implementation (NSDI 22)","author":"Zeng Chaoliang","year":"2022","unstructured":"Chaoliang Zeng, Layong Luo, Teng Zhang, Zilong Wang, Luyang Li, Wenchen Han, Nan Chen, LebingWan, Lichao Liu, Zhipeng Ding, et al. Tiara: A scalable and efficient hardware acceleration architecture for stateful layer-4 load balancing. In 19th USENIX Symposium on Networked Systems Design and Implementation (NSDI 22), pages 1345--1358, 2022."},{"key":"e_1_3_2_1_99_1","doi-asserted-by":"publisher","DOI":"10.1145\/3373376.3378491"},{"key":"e_1_3_2_1_100_1","doi-asserted-by":"publisher","DOI":"10.1109\/ISCA52012.2021.00044"},{"key":"e_1_3_2_1_101_1","doi-asserted-by":"publisher","DOI":"10.1145\/3445814.3446699"},{"key":"e_1_3_2_1_102_1","doi-asserted-by":"publisher","DOI":"10.1145\/2684746.2689060"},{"key":"e_1_3_2_1_103_1","doi-asserted-by":"publisher","DOI":"10.1145\/3124680.3124743"},{"key":"e_1_3_2_1_104_1","doi-asserted-by":"publisher","DOI":"10.5555\/3386691.3386713"},{"key":"e_1_3_2_1_105_1","first-page":"1083","volume-title":"14th USENIX Symposium on Operating Systems Design and Implementation (OSDI 20)","author":"Zhao Zhipeng","year":"2020","unstructured":"Zhipeng Zhao, Hugo Sadok, Nirav Atre, James C Hoe, Vyas Sekar, and Justine Sherry. Achieving 100gbps intrusion prevention on a single server. In 14th USENIX Symposium on Operating Systems Design and Implementation (OSDI 20), pages 1083--1100, 2020."}],"event":{"name":"ASPLOS '25: 30th ACM International Conference on Architectural Support for Programming Languages and Operating Systems","location":"Rotterdam Netherlands","acronym":"ASPLOS '25","sponsor":["SIGPLAN ACM Special Interest Group on Programming Languages","SIGOPS ACM Special Interest Group on Operating Systems","SIGARCH ACM Special Interest Group on Computer Architecture"]},"container-title":["Proceedings of the 30th ACM International Conference on Architectural Support for Programming Languages and Operating Systems, Volume 2"],"original-title":[],"link":[{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/3676641.3716259","content-type":"unspecified","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/dl.acm.org\/doi\/pdf\/10.1145\/3676641.3716259","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,8,21]],"date-time":"2025-08-21T11:09:31Z","timestamp":1755774571000},"score":1,"resource":{"primary":{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/3676641.3716259"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2025,3,30]]},"references-count":105,"alternative-id":["10.1145\/3676641.3716259","10.1145\/3676641"],"URL":"https:\/\/doi.org\/10.1145\/3676641.3716259","relation":{},"subject":[],"published":{"date-parts":[[2025,3,30]]},"assertion":[{"value":"2025-03-30","order":3,"name":"published","label":"Published","group":{"name":"publication_history","label":"Publication History"}}]}}