{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,8,21]],"date-time":"2025-08-21T11:40:00Z","timestamp":1755776400918,"version":"3.44.0"},"publisher-location":"New York, NY, USA","reference-count":44,"publisher":"ACM","license":[{"start":{"date-parts":[[2025,3,30]],"date-time":"2025-03-30T00:00:00Z","timestamp":1743292800000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/creativecommons.org\/licenses\/by\/4.0\/"}],"funder":[{"DOI":"10.13039\/501100006374","name":"National Science Foundation","doi-asserted-by":"publisher","award":["NSF-2148177,NSF-2119069,NSF-2107042,NSF-1908488"],"award-info":[{"award-number":["NSF-2148177,NSF-2119069,NSF-2107042,NSF-1908488"]}],"id":[{"id":"10.13039\/501100006374","id-type":"DOI","asserted-by":"publisher"}]}],"content-domain":{"domain":["dl.acm.org"],"crossmark-restriction":true},"short-container-title":[],"published-print":{"date-parts":[[2025,3,30]]},"DOI":"10.1145\/3676641.3716271","type":"proceedings-article","created":{"date-parts":[[2025,3,27]],"date-time":"2025-03-27T16:47:32Z","timestamp":1743094052000},"page":"1044-1059","update-policy":"https:\/\/doi.org\/10.1145\/crossmark-policy","source":"Crossref","is-referenced-by-count":0,"title":["Saving Energy with Per-Variable Bitwidth Speculation"],"prefix":"10.1145","author":[{"ORCID":"https:\/\/orcid.org\/0000-0003-0965-9322","authenticated-orcid":false,"given":"Tommy","family":"McMichen","sequence":"first","affiliation":[{"name":"Northwestern University, Evanston, Illinois, USA"}]},{"ORCID":"https:\/\/orcid.org\/0009-0004-0384-3086","authenticated-orcid":false,"given":"David","family":"Dlott","sequence":"additional","affiliation":[{"name":"Northwestern University, Evanston, Illinois, USA"}]},{"ORCID":"https:\/\/orcid.org\/0009-0006-1769-9825","authenticated-orcid":false,"given":"Panitan","family":"Wongse-ammat","sequence":"additional","affiliation":[{"name":"Northwestern University, Evanston, Illinois, USA"}]},{"ORCID":"https:\/\/orcid.org\/0009-0008-1955-3031","authenticated-orcid":false,"given":"Nathan","family":"Greiner","sequence":"additional","affiliation":[{"name":"Northwestern University, Evanston, Illinois, USA"}]},{"ORCID":"https:\/\/orcid.org\/0009-0007-3969-1047","authenticated-orcid":false,"given":"Hussain","family":"Khajanchi","sequence":"additional","affiliation":[{"name":"Northwestern University, Evanston, Illinois, USA"}]},{"ORCID":"https:\/\/orcid.org\/0000-0001-6349-1888","authenticated-orcid":false,"given":"Russ","family":"Joseph","sequence":"additional","affiliation":[{"name":"Northwestern University, Evanston, Illinois, USA"}]},{"ORCID":"https:\/\/orcid.org\/0000-0001-9806-7016","authenticated-orcid":false,"given":"Simone","family":"Campanoni","sequence":"additional","affiliation":[{"name":"Northwestern University, Evanston, Illinois, USA"}]}],"member":"320","published-online":{"date-parts":[[2025,3,30]]},"reference":[{"key":"e_1_3_2_1_1_1","doi-asserted-by":"publisher","DOI":"10.1145\/800028.808479"},{"key":"e_1_3_2_1_2_1","doi-asserted-by":"publisher","DOI":"10.1145\/2628071.2628092"},{"key":"e_1_3_2_1_3_1","doi-asserted-by":"publisher","DOI":"10.1109\/TPAMI.2010.161"},{"key":"e_1_3_2_1_4_1","doi-asserted-by":"publisher","DOI":"10.1007\/978-3-540-72521-3_20"},{"key":"e_1_3_2_1_5_1","first-page":"21","volume-title":"Workshop on Optimizations for DSP and Embedded Systems","author":"Bhagat I.","year":"2011","unstructured":"I. Bhagat, E. Gibert, J. Sanchez, and A. Gonzalez. Eliminating nonproductive memory operations in narrow-bitwidth architectures. In Workshop on Optimizations for DSP and Embedded Systems, pages 21--29, Apr 2011."},{"key":"e_1_3_2_1_6_1","doi-asserted-by":"publisher","DOI":"10.1145\/1967677.1967700"},{"key":"e_1_3_2_1_7_1","doi-asserted-by":"publisher","DOI":"10.1145\/2024716.2024718"},{"key":"e_1_3_2_1_8_1","first-page":"969","volume-title":"Proceedings from the 6th International Euro-Par Conference on Parallel Processing, Euro-Par '00","author":"Budiu Mihai","year":"2000","unstructured":"Mihai Budiu, Majd Sakr, Kip Walker, and Seth Copen Goldstein. Bitvalue inference: Detecting and exploiting narrow bitwidth computations. In Proceedings from the 6th International Euro-Par Conference on Parallel Processing, Euro-Par '00, page 969--979, Berlin, Heidelberg, 2000. Springer-Verlag. ISBN 3540679561."},{"key":"e_1_3_2_1_9_1","doi-asserted-by":"publisher","DOI":"10.1145\/2554688.2554787"},{"key":"e_1_3_2_1_10_1","doi-asserted-by":"publisher","DOI":"10.1145\/1118299.1118473"},{"key":"e_1_3_2_1_11_1","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2008.2007145"},{"key":"e_1_3_2_1_12_1","doi-asserted-by":"publisher","DOI":"10.1145\/2254064.2254120"},{"key":"e_1_3_2_1_13_1","doi-asserted-by":"publisher","DOI":"10.1109\/JPROC.2020.2976475"},{"key":"e_1_3_2_1_14_1","doi-asserted-by":"publisher","DOI":"10.1109\/MICRO.2004.29"},{"key":"e_1_3_2_1_15_1","doi-asserted-by":"publisher","DOI":"10.1145\/3195970.3196013"},{"key":"e_1_3_2_1_16_1","doi-asserted-by":"publisher","DOI":"10.1145\/3307650.3322268"},{"key":"e_1_3_2_1_17_1","doi-asserted-by":"publisher","DOI":"10.1145\/545214.545232"},{"key":"e_1_3_2_1_18_1","unstructured":"LLVM Foundation. Llvm language reference manual - llvm 10 documentation. https:\/\/releases.llvm.org\/10.0.0\/docs\/LangRef.html"},{"key":"e_1_3_2_1_19_1","unstructured":"LLVM Foundation. Machine ir (mir) format reference manual. https:\/\/releases.llvm.org\/10.0.0\/docs\/MIRLangRef.html"},{"key":"e_1_3_2_1_20_1","doi-asserted-by":"publisher","DOI":"10.1109\/FCCM.2004.59"},{"key":"e_1_3_2_1_21_1","doi-asserted-by":"publisher","DOI":"10.1145\/229542.229546"},{"key":"e_1_3_2_1_22_1","doi-asserted-by":"publisher","DOI":"10.1109\/ISCA52012.2021.00084"},{"key":"e_1_3_2_1_23_1","doi-asserted-by":"publisher","DOI":"10.5555\/1128020.1128563"},{"key":"e_1_3_2_1_24_1","doi-asserted-by":"publisher","DOI":"10.1145\/3061639.3062255"},{"key":"e_1_3_2_1_25_1","doi-asserted-by":"publisher","DOI":"10.1145\/178243.178258"},{"key":"e_1_3_2_1_26_1","doi-asserted-by":"publisher","DOI":"10.1145\/3037697.3037736"},{"key":"e_1_3_2_1_27_1","volume-title":"Lattner and Vikram Adve. LLVM: A Compilation Framework for Lifelong Program Analysis & Transformation. In Proceedings of the 2004 International Symposium on Code Generation and Optimization (CGO'04)","author":"Chris","year":"2004","unstructured":"Chris Lattner and Vikram Adve. LLVM: A Compilation Framework for Lifelong Program Analysis & Transformation. In Proceedings of the 2004 International Symposium on Code Generation and Optimization (CGO'04), Palo Alto, California, Mar 2004."},{"key":"e_1_3_2_1_28_1","doi-asserted-by":"publisher","DOI":"10.1007\/11532378_6"},{"key":"e_1_3_2_1_29_1","doi-asserted-by":"publisher","DOI":"10.1109\/LCA.2020.2973991"},{"key":"e_1_3_2_1_30_1","doi-asserted-by":"publisher","DOI":"10.1109\/CGO53902.2022.9741276"},{"key":"e_1_3_2_1_31_1","doi-asserted-by":"publisher","DOI":"10.1109\/2.917539"},{"key":"e_1_3_2_1_32_1","doi-asserted-by":"publisher","DOI":"10.1109\/MM.2017.60"},{"key":"e_1_3_2_1_33_1","doi-asserted-by":"publisher","DOI":"10.1145\/885651.781076"},{"key":"e_1_3_2_1_34_1","doi-asserted-by":"publisher","DOI":"10.1145\/997163.997175"},{"key":"e_1_3_2_1_35_1","doi-asserted-by":"publisher","DOI":"10.1145\/1375581.1375609"},{"key":"e_1_3_2_1_36_1","volume-title":"Intel AVX-512 - Instruction Set for Packet Processing. Intel","author":"MacNamara Ray Kinsella Chris","year":"2021","unstructured":"Chris MacNamara Ray Kinsella and Georgii Tkachuk. Intel AVX-512 - Instruction Set for Packet Processing. Intel, 2021."},{"key":"e_1_3_2_1_37_1","doi-asserted-by":"publisher","DOI":"10.1109\/4.52187"},{"key":"e_1_3_2_1_38_1","doi-asserted-by":"publisher","DOI":"10.1145\/349299.349317"},{"key":"e_1_3_2_1_39_1","doi-asserted-by":"publisher","DOI":"10.1145\/604131.604139"},{"key":"e_1_3_2_1_40_1","doi-asserted-by":"publisher","DOI":"10.1145\/3368826.3377927"},{"key":"e_1_3_2_1_41_1","doi-asserted-by":"publisher","DOI":"10.1109\/92.845894"},{"key":"e_1_3_2_1_42_1","doi-asserted-by":"publisher","DOI":"10.1145\/36177.36191"},{"key":"e_1_3_2_1_43_1","doi-asserted-by":"publisher","DOI":"10.1109\/ISCA45697.2020.00032"},{"key":"e_1_3_2_1_44_1","doi-asserted-by":"publisher","DOI":"10.1109\/ISCA.2003.1206991"}],"event":{"name":"ASPLOS '25: 30th ACM International Conference on Architectural Support for Programming Languages and Operating Systems","sponsor":["SIGPLAN ACM Special Interest Group on Programming Languages","SIGOPS ACM Special Interest Group on Operating Systems","SIGARCH ACM Special Interest Group on Computer Architecture"],"location":"Rotterdam Netherlands","acronym":"ASPLOS '25"},"container-title":["Proceedings of the 30th ACM International Conference on Architectural Support for Programming Languages and Operating Systems, Volume 2"],"original-title":[],"link":[{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/3676641.3716271","content-type":"unspecified","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/dl.acm.org\/doi\/pdf\/10.1145\/3676641.3716271","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,8,21]],"date-time":"2025-08-21T11:13:35Z","timestamp":1755774815000},"score":1,"resource":{"primary":{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/3676641.3716271"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2025,3,30]]},"references-count":44,"alternative-id":["10.1145\/3676641.3716271","10.1145\/3676641"],"URL":"https:\/\/doi.org\/10.1145\/3676641.3716271","relation":{},"subject":[],"published":{"date-parts":[[2025,3,30]]},"assertion":[{"value":"2025-03-30","order":3,"name":"published","label":"Published","group":{"name":"publication_history","label":"Publication History"}}]}}