{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,1,14]],"date-time":"2026-01-14T16:18:18Z","timestamp":1768407498108,"version":"3.49.0"},"publisher-location":"New York, NY, USA","reference-count":63,"publisher":"ACM","license":[{"start":{"date-parts":[[2025,3,30]],"date-time":"2025-03-30T00:00:00Z","timestamp":1743292800000},"content-version":"vor","delay-in-days":0,"URL":"http:\/\/www.acm.org\/publications\/policies\/copyright_policy#Background"}],"funder":[{"name":"US Office of Naval Research","award":["N00014-19-1-2493, N00014-22- 1-2672, and N00014-21-1-2523"],"award-info":[{"award-number":["N00014-19-1-2493, N00014-22- 1-2672, and N00014-21-1-2523"]}]},{"name":"US Naval Surface War- fare Center Dahlgren Division","award":["N00174-20-1-0009"],"award-info":[{"award-number":["N00174-20-1-0009"]}]}],"content-domain":{"domain":["dl.acm.org"],"crossmark-restriction":true},"short-container-title":[],"published-print":{"date-parts":[[2025,3,30]]},"DOI":"10.1145\/3676641.3716275","type":"proceedings-article","created":{"date-parts":[[2025,3,27]],"date-time":"2025-03-27T16:47:32Z","timestamp":1743094052000},"page":"1172-1188","update-policy":"https:\/\/doi.org\/10.1145\/crossmark-policy","source":"Crossref","is-referenced-by-count":3,"title":["Stramash: A Fused-Kernel Operating System For Cache-Coherent, Heterogeneous-ISA Platforms"],"prefix":"10.1145","author":[{"ORCID":"https:\/\/orcid.org\/0000-0003-2099-6418","authenticated-orcid":false,"given":"Tong","family":"Xing","sequence":"first","affiliation":[{"name":"The University of Edinburgh, Edinburgh, United Kingdom"}]},{"ORCID":"https:\/\/orcid.org\/0009-0005-7221-3229","authenticated-orcid":false,"given":"Cong","family":"Xiong","sequence":"additional","affiliation":[{"name":"Imperial College London, London, United Kingdom"}]},{"ORCID":"https:\/\/orcid.org\/0000-0002-3450-216X","authenticated-orcid":false,"given":"Tianrui","family":"Wei","sequence":"additional","affiliation":[{"name":"UC Berkeley, Berkeley, USA"}]},{"ORCID":"https:\/\/orcid.org\/0009-0004-8994-9569","authenticated-orcid":false,"given":"April","family":"Sanchez","sequence":"additional","affiliation":[{"name":"Google, Sunnyvale, USA"}]},{"ORCID":"https:\/\/orcid.org\/0000-0002-8663-739X","authenticated-orcid":false,"given":"Binoy","family":"Ravindran","sequence":"additional","affiliation":[{"name":"Virginia Tech, Blacksburg, USA"}]},{"ORCID":"https:\/\/orcid.org\/0000-0003-1443-1373","authenticated-orcid":false,"given":"Jonathan","family":"Balkind","sequence":"additional","affiliation":[{"name":"UC Santa Barbara, Santa Barbara, USA"}]},{"ORCID":"https:\/\/orcid.org\/0000-0003-1641-0779","authenticated-orcid":false,"given":"Antonio","family":"Barbalace","sequence":"additional","affiliation":[{"name":"The University of Edinburgh, Edinburgh, United Kingdom"}]}],"member":"320","published-online":{"date-parts":[[2025,3,30]]},"reference":[{"key":"e_1_3_2_1_1_1","unstructured":"Gheith A Abandah. 1997. Characterizing Shared-memory Applications: A Case Study of NAS Parallel Benchmarks. Citeseer."},{"key":"e_1_3_2_1_2_1","volume-title":"Conference on Innovative Data Systems Research (CIDR","author":"Alonso Gustavo","year":"2020","unstructured":"Gustavo Alonso, Timothy Roscoe, David Cock, Mohsen Ewaida, Kaan Kara, Dario Korolija, David Sidler, and Zeke Wang. 2020. Tackling Hardware\/Software Co-design from a Database Perspective. In Conference on Innovative Data Systems Research (CIDR 2020)."},{"key":"e_1_3_2_1_3_1","unstructured":"AMD. 2024a. AMD Infinity Fabric\u2122 Link. https:\/\/www.amd.com\/content\/dam\/amd\/en\/documents\/instinct-tech-docs\/other\/56978.pdf."},{"key":"e_1_3_2_1_4_1","unstructured":"AMD. 2024b. AMD Unveils Their Embedded Architecture Ryzen Embedded with Versal Together. https:\/\/www.anandtech.com\/show\/21254\/amd-unveils-their-embedded-architecture-ryzen-embedded-with-versal-together."},{"key":"e_1_3_2_1_5_1","unstructured":"ARM. 2024. Introduction to Large System Extensions. https:\/\/learn.arm.com\/learning-paths\/servers-and-cloud-computing\/lse\/intro\/."},{"key":"e_1_3_2_1_6_1","unstructured":"D. Bailey. 2024. NAS Parallel Benchmarks RNR-94-007 (PDF-425KB) for IS EP CG MG FT BT SP LU. https:\/\/www.nas.nasa.gov\/assets\/nas\/pdf\/techreports\/1994\/rnr-94-007.pdf."},{"key":"e_1_3_2_1_7_1","doi-asserted-by":"publisher","DOI":"10.1145\/3373376.3378479"},{"key":"e_1_3_2_1_8_1","doi-asserted-by":"publisher","DOI":"10.1145\/2872362.2872414"},{"key":"e_1_3_2_1_9_1","doi-asserted-by":"publisher","DOI":"10.1145\/3102980.3102990"},{"key":"e_1_3_2_1_10_1","volume-title":"Edge Computing: The Case for Heterogeneous-ISA Container Migration (VEE '20)","author":"Barbalace Antonio","year":"2020","unstructured":"Antonio Barbalace, Mohamed L. Karaoui, Wei Wang, Tong Xing, Pierre Olivier, and Binoy Ravindran. 2020. Edge Computing: The Case for Heterogeneous-ISA Container Migration (VEE '20)."},{"key":"e_1_3_2_1_11_1","doi-asserted-by":"publisher","DOI":"10.1145\/3037697.3037738"},{"key":"e_1_3_2_1_12_1","doi-asserted-by":"publisher","DOI":"10.1145\/3365137.3365399"},{"key":"e_1_3_2_1_13_1","doi-asserted-by":"publisher","DOI":"10.1145\/2741948.2741962"},{"key":"e_1_3_2_1_14_1","doi-asserted-by":"publisher","DOI":"10.1145\/948109.948147"},{"key":"e_1_3_2_1_15_1","doi-asserted-by":"publisher","DOI":"10.1145\/1629575.1629579"},{"key":"e_1_3_2_1_16_1","doi-asserted-by":"publisher","DOI":"10.1145\/1629575.1629579"},{"key":"e_1_3_2_1_17_1","doi-asserted-by":"publisher","DOI":"10.1145\/2818613.2818747"},{"key":"e_1_3_2_1_18_1","unstructured":"Broadcom. 2018 (accessed June 30 2020). Stingray PS225."},{"key":"e_1_3_2_1_19_1","unstructured":"Broadwell. 2024. Intel Broadwell. https:\/\/www.7-cpu.com\/cpu\/Broadwell.html."},{"key":"e_1_3_2_1_20_1","unstructured":"CCIX Consortium. 2017. Cache Coherent Interconnect for Accelerators (CCIX). http:\/\/www.ccixconsortium.com\/."},{"key":"e_1_3_2_1_21_1","doi-asserted-by":"publisher","DOI":"10.1109\/ISCA45697.2020.00026"},{"key":"e_1_3_2_1_22_1","doi-asserted-by":"publisher","DOI":"10.1145\/3552326.3587452"},{"key":"e_1_3_2_1_23_1","volume-title":"Available","author":"Compute Express Link Consortium","year":"2022","unstructured":"Compute Express Link Consortium, Inc. 2022. Compute Express Link (CXL) Specification 3.0 ed.). https:\/\/www.computeexpresslink.org\/download-the-specification Available: Compute Express Link Consortium, https:\/\/www.computeexpresslink.org\/download-the-specification."},{"key":"e_1_3_2_1_24_1","volume-title":"Proceedings of the 2017 International Symposium on Code Generation and Optimization","author":"Cota Emilio G.","unstructured":"Emilio G. Cota, Paolo Bonzini, Alex Benn\u00e9e, and Luca P. Carloni. 2017. Cross-ISA machine emulation for multicores. In Proceedings of the 2017 International Symposium on Code Generation and Optimization (Austin, USA) (CGO '17). IEEE Press, 210--220."},{"key":"e_1_3_2_1_25_1","unstructured":"CXL Consortium. 2022. CXL Specification. https:\/\/www.computeexpresslink.org\/download-the-specification."},{"key":"e_1_3_2_1_26_1","doi-asserted-by":"publisher","DOI":"10.1145\/2150976.2151004"},{"key":"e_1_3_2_1_27_1","unstructured":"Paul J. Drongowski. 2024. ARM Cortex-A72 execution and load\/store. http:\/\/sandsoftwaresound.net\/arm-cortex-a72-execution-and-load-store\/."},{"key":"e_1_3_2_1_28_1","doi-asserted-by":"publisher","DOI":"10.1109\/ISPASS.2014.6844467"},{"key":"e_1_3_2_1_29_1","doi-asserted-by":"publisher","DOI":"10.1109\/ISPASS.2014.6844467"},{"key":"e_1_3_2_1_30_1","unstructured":"Gal Beniamini Project Zero. 2024. Over The Air: Exploiting Broadcom's Wi-Fi Stack (Part 1). https:\/\/googleprojectzero.blogspot.com\/2017\/04\/over-air-exploiting-broadcoms-wi-fi_4.html."},{"key":"e_1_3_2_1_31_1","unstructured":"Joachim Gehweiler and Michael Thies. 2010. Thread migration and checkpointing in java. Heinz Nixdorf Institute Tech. Rep. tr-ri-10 Vol. 315 (2010)."},{"key":"e_1_3_2_1_32_1","unstructured":"Johan De Gelas. 2024. Assessing Cavium's ThunderX2: The Arm Server Dream Realized At Last. https:\/\/www.anandtech.com\/show\/12694\/assessing-cavium-thunderx2-arm-server-reality."},{"key":"e_1_3_2_1_33_1","unstructured":"GEM5. 2024. Ruby:MESI Three Level. https:\/\/www.gem5.org\/documentation\/general_docs\/ruby\/."},{"key":"e_1_3_2_1_34_1","unstructured":"Intel. 2009. An Introduction to the Intel QuickPath Interconnect."},{"key":"e_1_3_2_1_35_1","volume-title":"2015 IEEE 35th International Conference on Distributed Computing Systems. 278--287","author":"Katz D.","unstructured":"D. Katz, A. Barbalace, S. Ansary, A. Ravichandran, and B. Ravindran. 2015. Thread Migration in a Replicated-Kernel OS. In 2015 IEEE 35th International Conference on Distributed Computing Systems. 278--287."},{"key":"e_1_3_2_1_36_1","doi-asserted-by":"publisher","DOI":"10.1145\/3289602.3293958"},{"key":"e_1_3_2_1_37_1","doi-asserted-by":"publisher","DOI":"10.1145\/2541940.2541975"},{"key":"e_1_3_2_1_38_1","doi-asserted-by":"publisher","DOI":"10.1145\/2699676"},{"key":"e_1_3_2_1_39_1","doi-asserted-by":"publisher","DOI":"10.1145\/1065010.1065034"},{"key":"e_1_3_2_1_40_1","doi-asserted-by":"publisher","DOI":"10.1145\/2749469.2750378"},{"key":"e_1_3_2_1_41_1","unstructured":"Rob Lyerly. 2024a. Compiler Support for Application Migration in Heterogeneous-ISA Platforms. https:\/\/eurosys2015.labri.fr\/posters\/p46.pdf."},{"key":"e_1_3_2_1_42_1","volume-title":"Popcorn Linux: A Compiler and Runtime for State Transformation Between Heterogeneous-ISA Architectures. https:\/\/www.ssrg.ece.vt.edu\/theses\/PhdProposal_Lyerly.pdf.","author":"Lyerly Rob","year":"2024","unstructured":"Rob Lyerly. 2024b. Popcorn Linux: A Compiler and Runtime for State Transformation Between Heterogeneous-ISA Architectures. https:\/\/www.ssrg.ece.vt.edu\/theses\/PhdProposal_Lyerly.pdf."},{"key":"e_1_3_2_1_43_1","unstructured":"Robert Lyerly Antonio Barbalace Christopher Jelesnianski Vincent Legout Anthony Carno and Binoy Ravindran. [n. d.]. Operating System Process and Thread Migration in Heterogeneous Platforms."},{"key":"e_1_3_2_1_44_1","doi-asserted-by":"publisher","DOI":"10.1145\/3640537.3641565"},{"key":"e_1_3_2_1_45_1","unstructured":"Mellanox Technologies. 2017. BlueField Multicore System on Chip. http:\/\/www.mellanox.com\/related-docs\/npu-multicore-processors\/PB_Bluefield_SoC.pdf. Online accessed 01\/05\/2019."},{"key":"e_1_3_2_1_46_1","unstructured":"NASA Advanced Supercomputing Division. 2024. NAS Parallel Benchmarks. https:\/\/tinyurl.com\/y47k95cc."},{"key":"e_1_3_2_1_47_1","doi-asserted-by":"publisher","DOI":"10.1145\/1629575.1629597"},{"key":"e_1_3_2_1_48_1","unstructured":"OpenCAPI Consortium. 2017. Welcome to OpenCAPI Consortium. http:\/\/opencapi.org\/."},{"key":"e_1_3_2_1_49_1","unstructured":"Popcorn Project. 2024a. Popcorn-compiler. https:\/\/github.com\/ssrg-vt\/popcorn-compiler."},{"key":"e_1_3_2_1_50_1","unstructured":"Popcorn Project. 2024b. ssrg-vt\/popcorn-kernel. https:\/\/github.com\/ssrg-vt\/popcorn-kernel\/blob\/main\/include\/popcorn\/pcn_kmsg.h."},{"key":"e_1_3_2_1_51_1","unstructured":"QEMU. 2024. Cache Modelling TCG Plugin. https:\/\/www.qemu.org\/2021\/08\/19\/tcg-cache-modelling-plugin\/."},{"key":"e_1_3_2_1_52_1","unstructured":"redislab. 2017. redis -- open source data object store. http:\/\/redis.io."},{"key":"e_1_3_2_1_53_1","unstructured":"Marina Sadini Antonio Barbalace Binoy Ravindran and Francesco Quaglia. [n. d.]. A Page Coherency Protocol for Popcorn Replicated-kernel Operating System. ( [n. d.])."},{"key":"e_1_3_2_1_54_1","doi-asserted-by":"publisher","DOI":"10.1109\/MM.2022.3228561"},{"key":"e_1_3_2_1_55_1","doi-asserted-by":"publisher","DOI":"10.1109\/HST.2017.7951732"},{"key":"e_1_3_2_1_56_1","unstructured":"Sophgo. 2024. Dual-Core artificial intelligent processor SG200X. https:\/\/en.sophgo.com\/sophon-u\/product\/introduce\/sg200x.html."},{"key":"e_1_3_2_1_57_1","unstructured":"Texas Instruments. 2014. OMAP4430 Multimedia Device Silicon Revision 2.x Version AP Technical Reference Manual. https:\/\/www.ti.com\/lit\/pdf\/swpu231?keyMatch=OMAP4430."},{"key":"e_1_3_2_1_58_1","unstructured":"Sudha Udanapalli Thiagarajan Charles Congdon Sumedh Naik and Loc Q Nguyen. 2013. Intel Xeon Phi Coprocessor DEVELOPER'S QUICK START GUIDE Version 1.5. https:\/\/www.intel.com\/content\/dam\/develop\/external\/us\/en\/documents\/intel-xeon-phi-coprocessor-quick-start-developers-guide.pdf Online accessed 01\/01\/2025."},{"key":"e_1_3_2_1_59_1","doi-asserted-by":"publisher","DOI":"10.1145\/2872362.2872408"},{"key":"e_1_3_2_1_60_1","volume-title":"Proceeding of the 41st Annual International Symposium on Computer Architecuture","author":"Venkat Ashish","unstructured":"Ashish Venkat and Dean M. Tullsen. 2014. Harnessing ISA Diversity: Design of a heterogeneous-ISA Chip Multiprocessor. In Proceeding of the 41st Annual International Symposium on Computer Architecuture (Minneapolis, Minnesota, USA) (ISCA '14). IEEE Press, Piscataway, NJ, USA, 121--132. http:\/\/dl.acm.org\/citation.cfm?id=2665671.2665692"},{"key":"e_1_3_2_1_61_1","unstructured":"Wikichip. 2024. Cascade Lake - Microarchitectures - Intel. https:\/\/en.wikichip.org\/wiki\/intel\/microarchitectures\/cascade_lake."},{"key":"e_1_3_2_1_62_1","doi-asserted-by":"publisher","DOI":"10.1145\/3524452"},{"key":"e_1_3_2_1_63_1","doi-asserted-by":"publisher","DOI":"10.1145\/3546591.3547528"}],"event":{"name":"ASPLOS '25: 30th ACM International Conference on Architectural Support for Programming Languages and Operating Systems","location":"Rotterdam Netherlands","acronym":"ASPLOS '25","sponsor":["SIGPLAN ACM Special Interest Group on Programming Languages","SIGOPS ACM Special Interest Group on Operating Systems","SIGARCH ACM Special Interest Group on Computer Architecture"]},"container-title":["Proceedings of the 30th ACM International Conference on Architectural Support for Programming Languages and Operating Systems, Volume 2"],"original-title":[],"link":[{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/3676641.3716275","content-type":"unspecified","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/dl.acm.org\/doi\/abs\/10.1145\/3676641.3716275","content-type":"text\/html","content-version":"vor","intended-application":"syndication"},{"URL":"https:\/\/dl.acm.org\/doi\/pdf\/10.1145\/3676641.3716275","content-type":"application\/pdf","content-version":"vor","intended-application":"syndication"},{"URL":"https:\/\/dl.acm.org\/doi\/pdf\/10.1145\/3676641.3716275","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,8,21]],"date-time":"2025-08-21T11:13:43Z","timestamp":1755774823000},"score":1,"resource":{"primary":{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/3676641.3716275"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2025,3,30]]},"references-count":63,"alternative-id":["10.1145\/3676641.3716275","10.1145\/3676641"],"URL":"https:\/\/doi.org\/10.1145\/3676641.3716275","relation":{},"subject":[],"published":{"date-parts":[[2025,3,30]]},"assertion":[{"value":"2025-03-30","order":3,"name":"published","label":"Published","group":{"name":"publication_history","label":"Publication History"}}]}}