{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,9,11]],"date-time":"2025-09-11T22:51:04Z","timestamp":1757631064737,"version":"3.44.0"},"publisher-location":"New York, NY, USA","reference-count":29,"publisher":"ACM","funder":[{"name":"NSF","award":["2047205"],"award-info":[{"award-number":["2047205"]}]}],"content-domain":{"domain":["dl.acm.org"],"crossmark-restriction":true},"short-container-title":[],"published-print":{"date-parts":[[2025,8,6]]},"DOI":"10.1145\/3676642.3736125","type":"proceedings-article","created":{"date-parts":[[2025,8,6]],"date-time":"2025-08-06T22:19:59Z","timestamp":1754518799000},"page":"34-47","update-policy":"https:\/\/doi.org\/10.1145\/crossmark-policy","source":"Crossref","is-referenced-by-count":0,"title":["COGENT: Adaptable Compiler Toolchain for Tagging RISC-V Binaries"],"prefix":"10.1145","author":[{"ORCID":"https:\/\/orcid.org\/0009-0006-2312-7946","authenticated-orcid":false,"given":"David B.","family":"Demicco","sequence":"first","affiliation":[{"name":"Binghamton University, Binghamton, NY, USA"}]},{"ORCID":"https:\/\/orcid.org\/0000-0003-1743-1504","authenticated-orcid":false,"given":"Matthew","family":"Cole","sequence":"additional","affiliation":[{"name":"Binghamton University, Binghamton, NY, USA and Johns Hopkins University Applied Physics Laboratory, Laurel, MD, USA"}]},{"ORCID":"https:\/\/orcid.org\/0000-0002-2110-1631","authenticated-orcid":false,"given":"Gokturk","family":"Yuksek","sequence":"additional","affiliation":[{"name":"Binghamton University, Binghamton, NY, USA"}]},{"ORCID":"https:\/\/orcid.org\/0009-0008-2691-1941","authenticated-orcid":false,"given":"RaviTheja","family":"Gollapudi","sequence":"additional","affiliation":[{"name":"Binghamton University, Binghamton, NY, USA"}]},{"ORCID":"https:\/\/orcid.org\/0000-0002-2994-0480","authenticated-orcid":false,"given":"Aravind","family":"Prakash","sequence":"additional","affiliation":[{"name":"Binghamton University, Binghamton, NY, USA"}]},{"ORCID":"https:\/\/orcid.org\/0000-0002-5509-6543","authenticated-orcid":false,"given":"Kanad","family":"Ghose","sequence":"additional","affiliation":[{"name":"Binghamton University, Binghamton, NY, USA"}]},{"ORCID":"https:\/\/orcid.org\/0009-0001-4881-9002","authenticated-orcid":false,"given":"Zerksis","family":"Umrigar","sequence":"additional","affiliation":[{"name":"Binghamton University, Binghamton, NY, USA"}]}],"member":"320","published-online":{"date-parts":[[2025,8,6]]},"reference":[{"key":"e_1_3_2_1_1_1","doi-asserted-by":"publisher","DOI":"10.1145\/1609956.1609960"},{"key":"e_1_3_2_1_2_1","doi-asserted-by":"publisher","DOI":"10.1007\/978-3-031-44267-4_12"},{"key":"e_1_3_2_1_3_1","unstructured":"Alex Bradbury. Lowrisc: Riscv llvm compiler backend. https:\/\/github.com\/lowRISC\/riscv-llvm."},{"key":"e_1_3_2_1_4_1","volume-title":"Tagged memory and minion cores in the lowRISC SoC. https:\/\/www.cl.cam.ac.uk\/~jrrk2\/docs\/memo-2014-001-tagged-memory-and-minion-cores\/","author":"Bradbury Alex","year":"2014","unstructured":"Alex Bradbury, Gavin Ferris, and Robert Mullins. Tagged memory and minion cores in the lowRISC SoC. https:\/\/www.cl.cam.ac.uk\/~jrrk2\/docs\/memo-2014-001-tagged-memory-and-minion-cores\/, 2014. [Accessed 13-04-2024]."},{"key":"e_1_3_2_1_5_1","volume-title":"Intel architecture instruction set extensions programming reference","author":"Intel Corporation","year":"2014","unstructured":"Intel Corporation. Intel architecture instruction set extensions programming reference, 2014. https:\/\/www.intel.com\/content\/dam\/develop\/external\/us\/en\/documents\/329298-002-629101.pdf."},{"key":"e_1_3_2_1_6_1","volume-title":"December","author":"Danial Albert","year":"2021","unstructured":"Albert Danial. cloc: v1.92, December 2021."},{"key":"e_1_3_2_1_7_1","doi-asserted-by":"publisher","DOI":"10.1145\/3297858.3304042"},{"key":"e_1_3_2_1_8_1","volume-title":"Proceedings of 19th Annual Network and Distributed System Security Symposium (NDSS'12)","author":"Dewey David","year":"2012","unstructured":"David Dewey and Jonathon~T. Giffin. Static detection of C vtable escape vulnerabilities in binary code. In Proceedings of 19th Annual Network and Distributed System Security Symposium (NDSS'12),, 2012."},{"key":"e_1_3_2_1_9_1","doi-asserted-by":"publisher","DOI":"10.1145\/2694344.2694383"},{"key":"e_1_3_2_1_10_1","doi-asserted-by":"publisher","DOI":"10.1109\/SP46215.2023.10179416"},{"key":"e_1_3_2_1_11_1","doi-asserted-by":"publisher","DOI":"10.1145\/3297663.3310314"},{"key":"e_1_3_2_1_12_1","doi-asserted-by":"publisher","DOI":"10.1109\/ISCA52012.2021.00082"},{"key":"e_1_3_2_1_13_1","volume-title":"Finding Cracks in Shields: On the Security of Control Flow Integrity Mechanisms, page 1821-1835","author":"Li Yuan","year":"2020","unstructured":"Yuan Li, Mingzhe Wang, Chao Zhang, Xingman Chen, Songtao Yang, and Ying Liu. Finding Cracks in Shields: On the Security of Control Flow Integrity Mechanisms, page 1821-1835. Association for Computing Machinery, New York, NY, USA, 2020."},{"key":"e_1_3_2_1_14_1","first-page":"149","volume-title":"Limaye and Tosiron Adegbija. A Workload Characterization of the SPEC CPU2017 Benchmark Suite. In 2018 IEEE International Symposium on Performance Analysis of Systems and Software (ISPASS)","author":"Ankur","year":"2018","unstructured":"Ankur Limaye and Tosiron Adegbija. A Workload Characterization of the SPEC CPU2017 Benchmark Suite. In 2018 IEEE International Symposium on Performance Analysis of Systems and Software (ISPASS), pages 149-158, 2018."},{"key":"e_1_3_2_1_15_1","article-title":"TrustZone technology for Armv8-M Architecture Version 2.1. Fulbourn Road, Cambridge","author":"Limited Arm","year":"2018","unstructured":"Arm Limited. TrustZone technology for Armv8-M Architecture Version 2.1. Fulbourn Road, Cambridge, England CB1 9NJ.A, 2018.","journal-title":"England CB1 9NJ.A"},{"key":"e_1_3_2_1_16_1","doi-asserted-by":"publisher","DOI":"10.1145\/1065010.1065034"},{"volume-title":"Windows XP Tablet PC Edition","year":"2005","key":"e_1_3_2_1_17_1","unstructured":"Microsoft. A detailed description of the Data Execution Prevention (DEP) feature in Windows XP Service Pack 2, Windows XP Tablet PC Edition 2005, and Windows Server 2003. https:\/\/www.betaarchive.com\/wiki\/index.php\/Microsoft_KB_Archive\/875352, 2006."},{"key":"e_1_3_2_1_18_1","volume-title":"exec shield'', new linux security feature. https:\/\/lwn.net\/Articles\/31032\/","author":"Molnar Ingo","year":"2003","unstructured":"Ingo Molnar. ''exec shield'', new linux security feature. https:\/\/lwn.net\/Articles\/31032\/, 2003."},{"key":"e_1_3_2_1_19_1","first-page":"612","volume-title":"ACM International Conference Proceeding Series","author":"Nam Myoung~Jin","year":"2019","unstructured":"Myoung~Jin Nam, Periklis Akritidis, and David~J. Greaves. Framer: A tagged-pointer capability system with memory safety applications. ACM International Conference Proceeding Series, pages 612-626, 2019."},{"key":"e_1_3_2_1_20_1","doi-asserted-by":"publisher","DOI":"10.1109\/SP.2018.00066"},{"key":"e_1_3_2_1_21_1","doi-asserted-by":"publisher","DOI":"10.1145\/3337167.3337175"},{"key":"e_1_3_2_1_22_1","volume-title":"PaX non-executable","author":"Team Pax","year":"2003","unstructured":"Pax Team. PaX non-executable pages design & implementation. https:\/\/pax.grsecurity.net\/docs\/noexec.txt, 2003."},{"key":"e_1_3_2_1_23_1","unstructured":"Arm Technology. Armv8.5-a memory tagging extension 2020. https:\/\/developer.arm.com\/documentation\/102925\/0100?lang=en."},{"key":"e_1_3_2_1_24_1","first-page":"941","volume-title":"23rd USENIX Security Symposium (USENIX Security 14)","author":"Tice Caroline","year":"2014","unstructured":"Caroline Tice, Tom Roeder, Peter Collingbourne, Stephen Checkoway, \u00dalfar Erlingsson, Luis Lozano, and Geoff Pike. Enforcing Forward-Edge Control-Flow integrity in GCC & LLVM. In 23rd USENIX Security Symposium (USENIX Security 14), pages 941-955, San Diego, CA, August 2014. USENIX Association."},{"key":"e_1_3_2_1_25_1","first-page":"50","volume-title":"Proceedings of the 15th European Workshop on Systems Security, EuroSec '22","author":"Wu Jinting","year":"2022","unstructured":"Yu~Wang, Jinting Wu, Tai Yue, Zhenyu Ning, and Fengwei Zhang. Rettag: Hardware-assisted return address integrity on risc-v. In Proceedings of the 15th European Workshop on Systems Security, EuroSec '22, page 50-56, New York, NY, USA, 2022. Association for Computing Machinery."},{"key":"e_1_3_2_1_26_1","first-page":"20","volume-title":"Munraj Vadera. CHERI: A Hybrid Capability-System Architecture for Scalable Software Compartmentalization. In 2015 IEEE Symposium on Security and Privacy","author":"Watson N.M.","year":"2015","unstructured":"Robert~N.M. Watson, Jonathan Woodruff, Peter~G. Neumann, Simon~W. Moore, Jonathan Anderson, David Chisnall, Nirav Dave, Brooks Davis, Khilan Gudka, Ben Laurie, Steven~J. Murdoch, Robert Norton, Michael Roe, Stacey Son, and Munraj Vadera. CHERI: A Hybrid Capability-System Architecture for Scalable Software Compartmentalization. In 2015 IEEE Symposium on Security and Privacy, pages 20-37, 2015."},{"key":"e_1_3_2_1_27_1","doi-asserted-by":"publisher","DOI":"10.14722\/ndss.2019.23068"},{"key":"e_1_3_2_1_28_1","volume-title":"Proceedings - IEEE Symposium on Security and Privacy","author":"Filardo Nathaniel Wesley","year":"2020","unstructured":"Nathaniel Wesley Filardo, Brett~F. Gutstein, Jonathan Woodruff, Sam Ainsworth, Lucian Paul-Trifu, Brooks Davis, Hongyan Xia, Edward Tomasz Napierala, Alexander Richardson, John Baldwin, David Chisnall, Jessica Clarke, Khilan Gudka, Alexandre Joannou, A. Theodore Markettos, Alfredo Mazzinghi, Robert~M. Norton, Michael Roe, Peter Sewell, Stacey Son, Timothy~M. Jones, Simon~W. Moore, Peter~G. Neumann, and Robert~N.M. Watson. Cornucopia: Temporal safety for CHERI heaps. Proceedings - IEEE Symposium on Security and Privacy, 2020-May:608-625, 2020."},{"key":"e_1_3_2_1_29_1","first-page":"545","volume-title":"Proceedings of the Annual International Symposium on Microarchitecture, MICRO","author":"Xia Hongyan","year":"2019","unstructured":"Hongyan Xia, Jonathan Woodruff, Sam Ainsworth, Nathaniel~W. Filardo, Michael Roe, Alexander Richardson, Peter Rugg, Peter~G. Neumann, Simon~W. Moore, Robert~N.M. Watson, and Timothy~M. Jones. CHERIvoke: Characterising pointer revocation using CHERI capabilities for temporal memory safety. Proceedings of the Annual International Symposium on Microarchitecture, MICRO, pages 545-557, 2019."}],"event":{"name":"ASPLOS '25: 30th ACM International Conference on Architectural Support for Programming Languages and Operating Systems","sponsor":["SIGPLAN ACM Special Interest Group on Programming Languages","SIGOPS ACM Special Interest Group on Operating Systems","SIGARCH ACM Special Interest Group on Computer Architecture"],"location":"Rotterdam Netherlands","acronym":"ASPLOS '25"},"container-title":["Proceedings of the 30th ACM International Conference on Architectural Support for Programming Languages and Operating Systems, Volume 3"],"original-title":[],"link":[{"URL":"https:\/\/dl.acm.org\/doi\/pdf\/10.1145\/3676642.3736125","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,9,10]],"date-time":"2025-09-10T22:23:24Z","timestamp":1757543004000},"score":1,"resource":{"primary":{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/3676642.3736125"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2025,8,6]]},"references-count":29,"alternative-id":["10.1145\/3676642.3736125","10.1145\/3676642"],"URL":"https:\/\/doi.org\/10.1145\/3676642.3736125","relation":{},"subject":[],"published":{"date-parts":[[2025,8,6]]},"assertion":[{"value":"2025-08-06","order":3,"name":"published","label":"Published","group":{"name":"publication_history","label":"Publication History"}}]}}