{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,12,6]],"date-time":"2025-12-06T17:19:17Z","timestamp":1765041557095,"version":"3.41.0"},"reference-count":82,"publisher":"Association for Computing Machinery (ACM)","issue":"4","license":[{"start":{"date-parts":[[2024,8,6]],"date-time":"2024-08-06T00:00:00Z","timestamp":1722902400000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/creativecommons.org\/licenses\/by\/4.0\/"}],"funder":[{"DOI":"10.13039\/100004358","name":"Samsung Electronics Co., Ltd","doi-asserted-by":"crossref","award":["IO201207-07809-01"],"award-info":[{"award-number":["IO201207-07809-01"]}],"id":[{"id":"10.13039\/100004358","id-type":"DOI","asserted-by":"crossref"}]},{"DOI":"10.13039\/501100020088","name":"KSRC","doi-asserted-by":"crossref","award":["20019402"],"award-info":[{"award-number":["20019402"]}],"id":[{"id":"10.13039\/501100020088","id-type":"DOI","asserted-by":"crossref"}]},{"DOI":"10.13039\/501100003725","name":"National Research Foundation of Korea","doi-asserted-by":"crossref","id":[{"id":"10.13039\/501100003725","id-type":"DOI","asserted-by":"crossref"}]},{"name":"Korea government","award":["NRF-2022R1I1A3073170"],"award-info":[{"award-number":["NRF-2022R1I1A3073170"]}]},{"name":"IITP","award":["RS-2024-00347394"],"award-info":[{"award-number":["RS-2024-00347394"]}]}],"content-domain":{"domain":["dl.acm.org"],"crossmark-restriction":true},"short-container-title":["ACM Trans. Storage"],"published-print":{"date-parts":[[2024,11,30]]},"abstract":"<jats:p>\n            When multiple apps with different I\/O priorities share a high-performance SSD, it is important to differentiate the I\/O QoS level based on the I\/O priority of each app. In this paper, we study how a modern flash-based SSD should be designed to support priority-aware read performance differentiation. From an in-depth evaluation study using 3D TLC SSDs, we observed that existing FTLs have several weaknesses that need to be improved for better read performance differentiation. In order to overcome the existing FTL weaknesses, we propose\n            <jats:monospace>ReadGuard<\/jats:monospace>\n            , a novel priority-aware SSD management technique that enables an FTL to manage its blocks in a fully read-latency-aware fashion.\n            <jats:monospace>ReadGuard<\/jats:monospace>\n            leverages a new read-latency-centric block quality marker that can accurately distinguish the read latency of a block and ensures that higher-quality blocks are used for higher-priority apps.\n            <jats:monospace>ReadGuard<\/jats:monospace>\n            extends an existing suspend\/resume technique to handle collisions among reads. Our experimental results show that a\n            <jats:monospace>ReadGuard<\/jats:monospace>\n            -enabled SSD is effective in supporting differentiated read performance in modern 3D flash SSDs.\n          <\/jats:p>","DOI":"10.1145\/3676884","type":"journal-article","created":{"date-parts":[[2024,7,25]],"date-time":"2024-07-25T11:43:39Z","timestamp":1721907819000},"page":"1-39","update-policy":"https:\/\/doi.org\/10.1145\/crossmark-policy","source":"Crossref","is-referenced-by-count":3,"title":["ReadGuard: Integrated SSD Management for Priority-Aware Read Performance Differentiation"],"prefix":"10.1145","volume":"20","author":[{"ORCID":"https:\/\/orcid.org\/0000-0002-8188-4324","authenticated-orcid":false,"given":"Myoungjun","family":"Chun","sequence":"first","affiliation":[{"name":"Seoul National University, Seoul, Korea (the Republic of)"}]},{"ORCID":"https:\/\/orcid.org\/0000-0002-8667-3198","authenticated-orcid":false,"given":"Myungsuk","family":"Kim","sequence":"additional","affiliation":[{"name":"Kyungpook National University, Daegu Korea (the Republic of)"}]},{"ORCID":"https:\/\/orcid.org\/0000-0001-7729-296X","authenticated-orcid":false,"given":"Dusol","family":"Lee","sequence":"additional","affiliation":[{"name":"Seoul National University, Seoul Korea (the Republic of)"}]},{"ORCID":"https:\/\/orcid.org\/0000-0002-1826-9003","authenticated-orcid":false,"given":"Jisung","family":"Park","sequence":"additional","affiliation":[{"name":"POSTECH, Pohang Korea (the Republic of)"}]},{"ORCID":"https:\/\/orcid.org\/0000-0002-7977-9883","authenticated-orcid":false,"given":"Jihong","family":"Kim","sequence":"additional","affiliation":[{"name":"Seoul National University, Seoul Korea (the Republic of)"}]}],"member":"320","published-online":{"date-parts":[[2024,8,6]]},"reference":[{"issue":"01","key":"e_1_3_4_2_2","first-page":"442","article-title":"Cloud storage in context of Amazon Web Services","volume":"10","author":"Tajammul Mohd","year":"2021","unstructured":"Mohd Tajammul and R. Parveen. 2021. Cloud storage in context of Amazon Web Services. International Journal of All Research Education and Scientific Methods 10, 01 (2021), 442\u2013446.","journal-title":"International Journal of All Research Education and Scientific Methods"},{"key":"e_1_3_4_3_2","volume-title":"Proceedings of the International Conference on Management of Data (SIGMOD)","author":"Huang Gui","year":"2019","unstructured":"Gui Huang, Xuntao Cheng, Jianying Wang, Yujie Wang, Dengcheng He, Tieying Zhang, Feifei Li, Sheng Wang, Wei Cao, and Qiang Li. 2019. X-Engine: An optimized storage engine for large-scale e-commerce transaction processing. In Proceedings of the International Conference on Management of Data (SIGMOD)."},{"key":"e_1_3_4_4_2","volume-title":"Proceedings of the IEEE International Symposium on High-Performance Computer Architecture (HPCA)","author":"Sun Xuan","year":"2022","unstructured":"Xuan Sun, Hu Wan, Qiao Li, Chia-Lin Yang, Tei-Wei Kuo, and Chun Jason Xue. 2022. RM-SSD: In-storage computing for large-scale recommendation inference. In Proceedings of the IEEE International Symposium on High-Performance Computer Architecture (HPCA)."},{"key":"e_1_3_4_5_2","volume-title":"Proceedings of the ACM SIGOPS Asia-Pacific Workshop on Systems (APSys)","author":"Wan Hu","year":"2021","unstructured":"Hu Wan, Xuan Sun, Yufei Cui, Chia-Lin Yang, Tei-Wei Kuo, and Chun Jason Xue. 2021. FlashEmbedding: Storing embedding tables in SSD for large-scale recommender systems. In Proceedings of the ACM SIGOPS Asia-Pacific Workshop on Systems (APSys)."},{"key":"e_1_3_4_6_2","article-title":"Treehouse: A case for carbon-aware datacenter software","author":"Anderson Thomas","year":"2022","unstructured":"Thomas Anderson, Adam Belay, Mosharaf Chowdhury, Asaf Cidon, and Irene Zhang. 2022. Treehouse: A case for carbon-aware datacenter software. arXiv (2022).","journal-title":"arXiv"},{"key":"e_1_3_4_7_2","volume-title":"Proceedings of the IEEE INFOCOM Workshops (INFOCOM)","author":"Jin Yichao","year":"2012","unstructured":"Yichao Jin, Yonggang Wen, and Qinghua Chen. 2012. Energy efficiency and server virtualization in data centers: An empirical investigation. In Proceedings of the IEEE INFOCOM Workshops (INFOCOM)."},{"key":"e_1_3_4_8_2","article-title":"Towards energy proportionality for large-scale latency-critical workloads","author":"Lo David","year":"2014","unstructured":"David Lo, Liqun Cheng, Rama Govindaraju, Luiz Andr\u00e9 Barroso, and Christos Kozyrakis. 2014. Towards energy proportionality for large-scale latency-critical workloads. ACM SIGARCH Computer Architecture News (2014).","journal-title":"ACM SIGARCH Computer Architecture News"},{"key":"e_1_3_4_9_2","volume-title":"Proceedings of the USENIX Symposium on Operating Systems Design and Implementation (OSDI)","author":"Zhang J.","year":"2018","unstructured":"J. Zhang, M. Kwon, D. Gouk, C. Lee, M. Alian, M. Chun, M. Kademir, N. Kim, J. Kim, and M. Jung. 2018. FlashShare: Punching through server storage stack from kernel to firmware for ultra-low latency SSDs. In Proceedings of the USENIX Symposium on Operating Systems Design and Implementation (OSDI)."},{"key":"e_1_3_4_10_2","volume-title":"Proceedings of the USENIX Annual Technical Conference (ATC)","author":"Hahn S.","year":"2018","unstructured":"S. Hahn, S. Lee, I. Yee, D. Ryu, and J. Kim. 2018. FastTrack: Foreground app-aware I\/O management for improving user experience of Android smartphones. In Proceedings of the USENIX Annual Technical Conference (ATC)."},{"key":"e_1_3_4_11_2","volume-title":"Proceedings of the ACM International Conference on Supercomputing (ICS)","author":"Liu M.","year":"2022","unstructured":"M. Liu, H. Liu, C. Ye, X. Liao, H. Jin, Y. Zhang, R. Zheng, and L. Hu. 2022. Towards low-latency I\/O services for mixed workloads using ultra-low latency SSDs. In Proceedings of the ACM International Conference on Supercomputing (ICS)."},{"key":"e_1_3_4_12_2","volume-title":"Proceedings of the USENIX Conference on File and Storage Technologies (FAST)","author":"Tavakkol A.","year":"2018","unstructured":"A. Tavakkol, J. Gomez-Luna, M. Sadrosadati, S. Ghose, and O. Mutlu. 2018. MQSim: A framework for enabling realistic studies of modern multi-queue SSD devices. In Proceedings of the USENIX Conference on File and Storage Technologies (FAST)."},{"key":"e_1_3_4_13_2","volume-title":"Proceedings of the ACM\/IEEE Annual International Symposium on Computer Architecture (ISCA)","author":"Tavakkol A.","year":"2018","unstructured":"A. Tavakkol, M. Sadrosadati, S. Ghose, J. Kim, Y. Luo, Y. Wang, N. Ghiasi, L. Orosa, J. G\u00f3mez-Luna, and O. Mutlu. 2018. FLIN: Enabling fairness and enhancing performance in modern NVMe solid state drives. In Proceedings of the ACM\/IEEE Annual International Symposium on Computer Architecture (ISCA)."},{"key":"e_1_3_4_14_2","unstructured":"J. Yoon S. Devendrappa and X. Ouyang. U.S. Patent 0075570A1 Mar. 2017. Reducing Read Command Latency in Storage devices. (U.S. Patent 0075570A1 Mar. 2017)."},{"key":"e_1_3_4_15_2","unstructured":"T. Earhart and D. Pruett. U.S. Patent 10732895B2 August. 2020. Drive-level Internal Quality of Service. (U.S. Patent 10732895B2 August. 2020)."},{"key":"e_1_3_4_16_2","volume-title":"Proceedings of the USENIX Annual Technical Conference (ATC)","author":"Jung M.","year":"2020","unstructured":"M. Jung. 2020. OpenExpress: Fully hardware automated open research framework for future fast NVMe devices. In Proceedings of the USENIX Annual Technical Conference (ATC)."},{"key":"e_1_3_4_17_2","article-title":"Data retention characteristics of sub-100 nm NAND flash memory cells","author":"Lee J.","year":"2003","unstructured":"J. Lee, J. Choi, D. Park, and K. Kim. 2003. Data retention characteristics of sub-100 nm NAND flash memory cells. IEEE Electron Device Letters, vol. 24, no. 12, pp. 748-750 (2003).","journal-title":"IEEE Electron Device Letters, vol. 24, no. 12, pp. 748-750"},{"key":"e_1_3_4_18_2","volume-title":"Proceedings of the IEEE International Symposium on High Performance Computer Architecture (HPCA)","author":"Cai Y.","year":"2015","unstructured":"Y. Cai, Y. Luo, E. Haratsch, K. Mai, and O. Mutlu. 2015. Data retention in MLC NAND flash memory: Characterization, optimization, and recovery. In Proceedings of the IEEE International Symposium on High Performance Computer Architecture (HPCA)."},{"key":"e_1_3_4_19_2","article-title":"A program disturb model and channel leakage current study for sub-20 nm NAND flash cells","author":"Torsi A.","year":"2010","unstructured":"A. Torsi, Y. Zhao, H. Liu, T. Tanzawa, A. Goda, P. Kalavade, and K. Parat. 2010. A program disturb model and channel leakage current study for sub-20 nm NAND flash cells. IEEE Transactions on Electron Devices, vol. 58, no. 1, pp. 11-16 (2010).","journal-title":"IEEE Transactions on Electron Devices, vol. 58, no. 1, pp. 11-16"},{"key":"e_1_3_4_20_2","volume-title":"Proceedings of the ACM Measurement and Analysis of Computing Systems (POMACS)","author":"Luo Y.","year":"2018","unstructured":"Y. Luo, S. Ghose, Y. Cai, E. Haratsch, and O. Mutlu. 2018. Improving 3D NAND flash memory lifetime by tolerating early retention loss and process variation. In Proceedings of the ACM Measurement and Analysis of Computing Systems (POMACS)."},{"key":"e_1_3_4_21_2","volume-title":"Proceedings of the IEEE\/ACM International Symposium on Microarchitecture (MICRO)","author":"Shim Y.","year":"2019","unstructured":"Y. Shim, M. Kim, M. Chun, J. Park, Y. Kim, and J. Kim. 2019. Exploiting process similarity of 3D flash memory for high performance SSDs. In Proceedings of the IEEE\/ACM International Symposium on Microarchitecture (MICRO)."},{"key":"e_1_3_4_22_2","doi-asserted-by":"publisher","DOI":"10.1016\/j.peva.2020.102153"},{"key":"e_1_3_4_23_2","volume-title":"Proceedings of the IEEE International Symposium on High Performance Computer Architecture (HPCA)","author":"Luo Y.","year":"2018","unstructured":"Y. Luo, S. Ghose, Y. Cai, E. Haratsch, and O. Mutlu. 2018. HeatWatch: Improving 3D NAND flash memory device reliability by exploiting self-recovery and temperature awareness. In Proceedings of the IEEE International Symposium on High Performance Computer Architecture (HPCA)."},{"key":"e_1_3_4_24_2","volume-title":"Proceedings of the USENIX Workshop on Hot Topics in Storage and File Systems (HotStorage)","author":"Li Q.","year":"2019","unstructured":"Q. Li, M. Ye, Y. Cui, L. Shi, X. Li, and C. Xue. 2019. Sentinel cells enabled fast read for NAND flash. In Proceedings of the USENIX Workshop on Hot Topics in Storage and File Systems (HotStorage)."},{"key":"e_1_3_4_25_2","doi-asserted-by":"publisher","DOI":"10.1145\/3445814.3446719"},{"key":"e_1_3_4_26_2","volume-title":"Proceedings of the IEEE\/ACM International Symposium on Microarchitecture (MICRO)","author":"Li Q.","year":"2020","unstructured":"Q. Li, M. Ye, Y. Cui, L. Shi, X. Li, T. Kuo, and C. Xue. 2020. Shaving retries with sentinels for fast read over high-density 3D flash. In Proceedings of the IEEE\/ACM International Symposium on Microarchitecture (MICRO)."},{"key":"e_1_3_4_27_2","volume-title":"Proceedings of the USENIX Annual Technical Conference (ATC)","author":"Kim S.","year":"2019","unstructured":"S. Kim, J. Bae, H. Jang, W. Jin, J. Gong, S. Lee, T. Ham, and J. Lee. 2019. Practical erase suspension for modern low-latency SSDs. In Proceedings of the USENIX Annual Technical Conference (ATC)."},{"key":"e_1_3_4_28_2","volume-title":"Proceedings of the USENIX Conference on File and Storage Technologies (FAST)","author":"Wu G.","year":"2012","unstructured":"G. Wu and X. He. 2012. Reducing SSD read latency via NAND flash program and erase suspension. In Proceedings of the USENIX Conference on File and Storage Technologies (FAST)."},{"key":"e_1_3_4_29_2","unstructured":"Y. Kasorla A. Schushan A. Vega E. Gurgi and S. Ojalvo. U.S. Patent 9779038B2 Oct. 2017. Efficient Suspend-Resume Operation in Memory Devices. (U.S. Patent 9779038B2 Oct. 2017)."},{"key":"e_1_3_4_30_2","doi-asserted-by":"publisher","DOI":"10.1145\/1807128.1807152"},{"key":"e_1_3_4_31_2","unstructured":"Facebook. 2013. RocksDB. http:\/\/rocksdb.org\/ (2013)."},{"key":"e_1_3_4_32_2","volume-title":"Proceedings of the International Solid-State Circuits Conference (ISSCC)","author":"Kang D.","year":"2016","unstructured":"D. Kang, W. Jeong, C. Kim, D. Kim, Y. Cho, K. Kang, J. Ryu, K. Kang, S. Lee, W. Kim, H. Lee, J. Yu, N. Choi, D. Jang, C. Lee, Y. Min, M. Kim, A. Park, J. Son, I. Kim, P. Kwak, B. Jung, D. Lee, H. Kim, J. Ihm, D. Byeon, J. Lee, K. Park, and K. Kyung. 2016. 256Gb 3b\/cell V-NAND flash memory with 48 stacked WL layers. In Proceedings of the International Solid-State Circuits Conference (ISSCC)."},{"key":"e_1_3_4_33_2","unstructured":"2013. Micron Announces 16 nm 128Gb MLC NAND SSD in 2014. http:\/\/www.anandtech.com\/show\/7147\/micron-announces-16nm-128gb-mlc-nand-ssds-in-2014 (2013)."},{"key":"e_1_3_4_34_2","volume-title":"Proceedings of the IEEE International Conference on Communications (ICC)","author":"Peleato B.","year":"2015","unstructured":"B. Peleato, H. Tabrizi, R. Agarwal, and J. Ferreira. 2015. BER-based wear leveling and bad block management for NAND flash. In Proceedings of the IEEE International Conference on Communications (ICC)."},{"key":"e_1_3_4_35_2","doi-asserted-by":"publisher","DOI":"10.5555\/2555754.2555760"},{"issue":"25","key":"e_1_3_4_36_2","doi-asserted-by":"crossref","first-page":"3407","DOI":"10.1063\/1.119186","article-title":"Modeling of stress-induced leakage current in ultrathin oxides with the trap-assisted tunneling mechanism","volume":"70","author":"Chou A.","year":"1997","unstructured":"A. Chou, K. Lai, K. Kumar, P. Chowdhury, and J. Lee. 1997. Modeling of stress-induced leakage current in ultrathin oxides with the trap-assisted tunneling mechanism. Applied Physics Letters 70, 25 (1997), 3407\u20133409.","journal-title":"Applied Physics Letters"},{"key":"e_1_3_4_37_2","volume-title":"Proceedings of the IEEE International Reliability Physics Symposium (IRPS)","author":"Kamohara S.","year":"1998","unstructured":"S. Kamohara, D. Park, and C. Hu. 1998. Deep-trap SILC (stress induced leakage current) model for nominal and weak oxides. In Proceedings of the IEEE International Reliability Physics Symposium (IRPS)."},{"issue":"2","key":"e_1_3_4_38_2","doi-asserted-by":"crossref","first-page":"348","DOI":"10.1109\/16.740901","article-title":"A new IV model for stress-induced leakage current including inelastic tunneling","volume":"46","author":"Takagi S.","year":"1999","unstructured":"S. Takagi, N. Yasuda, and A. Toriumi. 1999. A new IV model for stress-induced leakage current including inelastic tunneling. IEEE Transactions on Electron Devices 46, 2 (1999), 348\u2013354.","journal-title":"IEEE Transactions on Electron Devices"},{"key":"e_1_3_4_39_2","unstructured":"JEDEC. 2009. Electrically Erasable Programmable ROM (EEPROM) Program \/ Erase Endurance and Data Retention Stress Test (JEDEC22-A117). https:\/\/www.jedec.org (2009)."},{"key":"e_1_3_4_40_2","unstructured":"JEDEC. 2010. Stress-Test-Driven Qualification of Integrated Circuits (JEDEC JESD47). https:\/\/www.jedec.org (2010)."},{"key":"e_1_3_4_41_2","volume-title":"Proceedings of the IEEE International Symposium on High Performance Computer Architecture (HPCA)","author":"Luo Y.","year":"2018","unstructured":"Y. Luo, S. Ghose, Y. Cai, E. Haratsch, and O. Mutlu. 2018. HeatWatch: Improving 3D NAND flash memory device reliability by exploiting self-recovery and temperature awareness. In Proceedings of the IEEE International Symposium on High Performance Computer Architecture (HPCA)."},{"key":"e_1_3_4_42_2","volume-title":"Proceedings of the IEEE\/IFIP International Conference on Dependable Systems and Networks (DSN)","author":"Cai Y.","year":"2015","unstructured":"Y. Cai, Y. Luo, S. Ghose, and O. Mutlu. 2015. Read disturb errors in MLC NAND flash memory: Characterization, mitigation, and recovery. In Proceedings of the IEEE\/IFIP International Conference on Dependable Systems and Networks (DSN)."},{"key":"e_1_3_4_43_2","volume-title":"Proceedings of the IEEE Non-Volatile Memory Systems and Applications Symposium (NVMSA)","author":"Ren Tianyu","year":"2023","unstructured":"Tianyu Ren, Qiao Li, Min Ye, and Chun Jason Xue. 2023. Read disturb and reliability: The complete story for 3D CT NAND flash. In Proceedings of the IEEE Non-Volatile Memory Systems and Applications Symposium (NVMSA)."},{"issue":"4","key":"e_1_3_4_44_2","doi-asserted-by":"crossref","first-page":"1075","DOI":"10.1109\/TC.2014.2349517","article-title":"Effective lifetime-aware dynamic throttling for NAND flash-based SSDs","volume":"65","author":"Lee S.","year":"2014","unstructured":"S. Lee and J. Kim. 2014. Effective lifetime-aware dynamic throttling for NAND flash-based SSDs. IEEE Trans. Comput. 65, 4 (2014), 1075\u20131089.","journal-title":"IEEE Trans. Comput."},{"key":"e_1_3_4_45_2","doi-asserted-by":"publisher","DOI":"10.1007\/978-90-481-9431-5"},{"key":"e_1_3_4_46_2","doi-asserted-by":"publisher","DOI":"10.1002\/9781119132639"},{"key":"e_1_3_4_47_2","unstructured":"JEDEC. 2010. JEDEC Solid State Technology Assn. Solid-State Drive (SSD) Requirements and Endurance Test Method. https:\/\/www.jedec.org (2010)."},{"key":"e_1_3_4_48_2","volume-title":"Proceedings of the ACM Workshop on Hot Topics in Storage and File Systems (HotStorage)","author":"Jiao Z.","year":"2022","unstructured":"Z. Jiao, J. Bhimani, and B. Kim. 2022. Wear leveling in SSDs considered harmful. In Proceedings of the ACM Workshop on Hot Topics in Storage and File Systems (HotStorage)."},{"key":"e_1_3_4_49_2","volume-title":"Proceedings of the Conference on Design, Automation and Test in Europe (DATE)","author":"Chen F.","year":"2015","unstructured":"F. Chen, M. Yang, Y. Chang, and T. Kuo. 2015. PWL: A progressive wear leveling to minimize data migration overheads for NAND flash devices. In Proceedings of the Conference on Design, Automation and Test in Europe (DATE)."},{"key":"e_1_3_4_50_2","volume-title":"Proceedings of the Great Lakes Symposium on VLSI (GLSVLSI)","author":"Chen Z.","year":"2020","unstructured":"Z. Chen and Y. Zhao. 2020. DA-GC: A dynamic adjustment garbage collection method considering wear-leveling for SSD. In Proceedings of the Great Lakes Symposium on VLSI (GLSVLSI)."},{"key":"e_1_3_4_51_2","unstructured":"PCI-SIG. 2022. PCI Express M.2 Specification Revision 4.0 Version 1.1. (2022). https:\/\/pcisig.com\/specifications"},{"key":"e_1_3_4_52_2","volume-title":"Proceedings of the IEEE International Symposium on Workload Characterization (IISWC)","author":"Li Jinhong","year":"2020","unstructured":"Jinhong Li, Qiuping Wang, Patrick P. C. Lee, and Chao Shi. 2020. An in-depth analysis of cloud block storage workloads in large-scale production. In Proceedings of the IEEE International Symposium on Workload Characterization (IISWC)."},{"key":"e_1_3_4_53_2","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2019.2962781"},{"key":"e_1_3_4_54_2","volume-title":"Proceedings of the Symposium on Cloud Computing (SoCC)","author":"Zhu T.","year":"2017","unstructured":"T. Zhu, M. Kozuch, and M. Harchol-Balter. 2017. WorkloadCompactor: Reducing datacenter cost while providing tail latency SLO guarantees. In Proceedings of the Symposium on Cloud Computing (SoCC)."},{"key":"e_1_3_4_55_2","doi-asserted-by":"publisher","DOI":"10.5555\/3129633.3129636"},{"key":"e_1_3_4_56_2","doi-asserted-by":"publisher","DOI":"10.1145\/3465406"},{"key":"e_1_3_4_57_2","doi-asserted-by":"publisher","DOI":"10.1145\/3460433"},{"key":"e_1_3_4_58_2","volume-title":"Proceedings of the Non-Volatile Memory Technology Symposium (NVMTS)","author":"Papandreou Nikolaos","year":"2020","unstructured":"Nikolaos Papandreou, Nikolas Loannou, Thomas Parnell, Roman Pletka, Milos Stanisavljevic, Radu Stoica, Sasa Tomic, and Haralampos Pozidis. 2020. Reliability of 3D NAND flash memory with a focus on read voltage calibration from a system aspect. In Proceedings of the Non-Volatile Memory Technology Symposium (NVMTS)."},{"key":"e_1_3_4_59_2","article-title":"Exploiting metadata to estimate read reference voltage for 3-D NAND flash memory","author":"Li Yingge","year":"2023","unstructured":"Yingge Li, Guojun Han, Sanwei Huang, Chang Liu, Meng Zhang, and Fei Wu. 2023. Exploiting metadata to estimate read reference voltage for 3-D NAND flash memory. IEEE Transactions on Consumer Electronics (TCE) (2023).","journal-title":"IEEE Transactions on Consumer Electronics (TCE)"},{"key":"e_1_3_4_60_2","article-title":"Exploiting error characteristic to optimize read voltage for 3-D NAND flash memory","author":"Zhang Meng","year":"2020","unstructured":"Meng Zhang, Fei Wu, Qin Yu, Weihua Liu, Yifan Wang, and Changsheng Xie. 2020. Exploiting error characteristic to optimize read voltage for 3-D NAND flash memory. IEEE Transactions on Electron Devices (TED) (2020).","journal-title":"IEEE Transactions on Electron Devices (TED)"},{"key":"e_1_3_4_61_2","article-title":"Improving 3-D NAND SSD read performance by parallelizing read-retry","author":"Cui Jinhua","year":"2022","unstructured":"Jinhua Cui, Zhimin Zeng, Jianhang Huang, Weiqi Yuan, and Laurence T. Yang. 2022. Improving 3-D NAND SSD read performance by parallelizing read-retry. IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems (TCAD) (2022).","journal-title":"IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems (TCAD)"},{"key":"e_1_3_4_62_2","unstructured":"Micron. 2004. Technical Note: NAND Flash Performance Increase using the Micron PAGE READ CACHE MODE Command. https:\/\/www.micron.com\/-\/media\/client\/global\/Documents\/Products\/Technical%20Note\/NAND%20Flash\/tn2901.pdf"},{"key":"e_1_3_4_63_2","article-title":"Layer-aware program-and-read schemes for 3D stackable vertical-gate BE-SONOS NAND flash against cross-layer process variations","author":"Hung C.","year":"2015","unstructured":"C. Hung, M. Chang, Y. Yang, Y. Kuo, T. Lai, S. Shen, J. Hsu, S. Hung, H. Lue, Y. Shih, S. Huang, T. Chen, T. Chen, C. Chen, C. Hung, and C. Lu. 2015. Layer-aware program-and-read schemes for 3D stackable vertical-gate BE-SONOS NAND flash against cross-layer process variations. IEEE Journal of Solid-State Circuits, 50, 6 (2015), 1491\u20131501.","journal-title":"IEEE Journal of Solid-State Circuits,"},{"volume-title":"Proceedings of the IEEE International Solid-State Circuits Conference (ISSCC)","year":"2018","key":"e_1_3_4_64_2","unstructured":"Seungjae Lee, Chulbum Kim, Minsu Kim, Sung-min Joe, Joonsuc Jang, Seungbum Kim, Kangbin Lee, Jisu Kim, Jiyoon Park, Han-Jun Lee, Minseok Kim, Seonyong Lee, SeonGeon Lee, Jinbae Bang, Dongjin Shin, Hwajun Jang, Deokwoo Lee, Nahyun Kim, Jonghoo Jo, Jonghoon Park, Sohyun Park, Youngsik Rho, Yongha Park, Ho-joon Kim, Cheon An Lee, Chungho Yu, Youngsun Min, Moosung Kim, Kyungmin Kim, Seunghyun Moon, Hyunjin Kim, Youngdon Choi, YoungHwan Ryu, Jinwon Choi, Minyeong Lee, Jungkwan Kim, Gyo Soo Choo, Jeong-Don Lim, Dae-Seok Byeon, Kiwhan Song, Ki-Tae Park, and Kye-hyun Kyung. 2018. A 1Tb 4b\/cell 64-stacked-WL 3D NAND flash memory with 12MB\/s program throughput. In Proceedings of the IEEE International Solid-State Circuits Conference (ISSCC)."},{"volume-title":"Proceedings of the IEEE International Solid-State Circuits Conference (ISSCC)","year":"2020","key":"e_1_3_4_65_2","unstructured":"Hwang Huh, Wanik Cho, Jinhaeng Lee, Yujong Noh, Yongsoon Park, Sunghwa Ok, Jongwoo Kim, Kayoung Cho, Hyunchul Lee, Geonu Kim, Kangwoo Park, Kwanho Kim, Heejoo Lee, Sooyeol Chai, Chankeun Kwon, Hanna Cho, Chanhui Jeong, Yujin Yang, Jayoon Goo, Jangwon Park, Juhyeong Lee, Heonki Kirr, Kangwook Jo, Cheoljoong Park, Hyeonsu Nam, Hyunseok Song, Sangkyu Lee, Woopyo Jeong, Kun-Ok Ahn, and Tae-Sung Jung. 2020. 13.2 A 1Tb 4b\/cell 96-stacked-WL 3D NAND flash memory with 30MB\/s program throughput using peripheral circuit under memory cell array technique. In Proceedings of the IEEE International Solid-State Circuits Conference (ISSCC)."},{"volume-title":"Proceedings of the IEEE International Solid-State Circuits Conference (ISSCC)","year":"2021","key":"e_1_3_4_66_2","unstructured":"Tsutomu Higuchi, Takuyo Kodama, Koji Kato, Ryo Fukuda, Naoya Tokiwa, Mitsuhiro Abe, Teruo Takagiwa, Yuki Shimizu, Junji Musha, Katsuaki Sakurai, Jumpei Sato, Tetsuaki Utsumi, Kazuhide Yoneya, Yasuhiro Suematsu, Toshifumi Hashimoto, Takeshi Hioka, Kosuke Yanagidaira, Masatsugu Kojima, Junya Matsuno, Kei Shiraishi, Kensuke Yamamoto, Shintaro Hayashi, Tomoharu Hashiguchi, Kazuko Inuzuka, Akio Sugahara, Mitsuaki Honma, Keiji Tsunoda, Kazumasa Yamamoto, Takahiro Sugimoto, Tomofumi Fujimura, Mizuki Kaneko, Hiroki Date, Osamu Kobayashi, Takatoshi Minamoto, Ryoichi Tachibana, Itaru Yamaguchi, Juan Lee, Venky Ramachandra, Srinivas Rajendra, Tianyu Tang, Siddhesh Darne, Jiwang Lee, Jason Li, Toru Miwa, Ryuji Yamashita, Hiroshi Sugawara, Naoki Ookuma, Masahiro Kano, Hiroyuki Mizukoshi, Yuki Kuniyoshi, Mitsuyuki Watanabe, Kei Akiyama, Hirotoshi Mori, Akira Arimizu, Yoshito Katano, Masakazu Ehama, Hiroshi Maejima, Koji Hosono, and Masahiro. 2021. 30.4 A 1Tb 3b\/cell 3D-flash memory in a 170+ word-line-layer technology. In Proceedings of the IEEE International Solid-State Circuits Conference (ISSCC)."},{"volume-title":"Proceedings of the IEEE International Solid-State Circuits Conference (ISSCC)","year":"2022","key":"e_1_3_4_67_2","unstructured":"Ted Pekny, Luyen Vu, Jeff Tsai, Dheeraj Srinivasan, Erwin Yu, Jonathan Pabustan, Joe Xu, Srinivas Deshmukh, Kim-Fung Chan, Michael Piccardi, Kevin Xu, Guan Wang, Kaveh Shakeri, Vipul Patel, Tomoko Iwasaki, Tongji Wang, Padma Musunuri, Carl Gu, Ali Mohammadzadeh, Ali Ghalam, Violante Moschiano, Tommaso Vali, Jaekwan Park, June Lee, and Ramin Ghodsi. 2022. A 1-Tb density 4b\/cell 3D-NAND flash on 176-tier technology with 4-independent planes for read using CMOS-under-the-array. In Proceedings of the IEEE International Solid-State Circuits Conference (ISSCC)."},{"key":"e_1_3_4_68_2","volume-title":"Proceedings of the ACM Symposium on Applied Computing (SAC)","author":"Chang Li-Pin","year":"2007","unstructured":"Li-Pin Chang. 2007. On efficient wear leveling for large-scale flash-memory storage systems. In Proceedings of the ACM Symposium on Applied Computing (SAC)."},{"key":"e_1_3_4_69_2","volume-title":"Proceedings of the USENIX Conference on File and Storage Technologies (FAST)","author":"Kim S.","year":"2017","unstructured":"S. Kim, J. Kim, J. Lee, and J. Jeong. 2017. Enlightening the I\/O path: A holistic approach for application performance. In Proceedings of the USENIX Conference on File and Storage Technologies (FAST)."},{"key":"e_1_3_4_70_2","unstructured":"O. Sandoval.2017. blk-mq: Kyber multiqueue I\/O scheduler. http:\/\/lwn.net\/Articles\/720071\/ (2017)."},{"key":"e_1_3_4_71_2","volume-title":"Proceedings of the ACM Symposium on Operating Systems Principles (SOSP)","author":"Yang S.","year":"2015","unstructured":"S. Yang, T. Harter, N. Agrawal, S. Kowsalya, A. Krishnamurthy, S. Al-Kiswany, R. Kaushik, A. Arpaci-Dusseau, and R. Arpaci-Dusseau. 2015. Split-level I\/O scheduling. In Proceedings of the ACM Symposium on Operating Systems Principles (SOSP)."},{"key":"e_1_3_4_72_2","volume-title":"Proceedings of the IEEE International Conference on High Performance Computing and Communications (HPCC)","author":"Zhang Q.","year":"2013","unstructured":"Q. Zhang, D. Feng, F. Wnag, and Xie. Y.2013. An efficient, QoS-aware I\/O scheduler for solid state drive. In Proceedings of the IEEE International Conference on High Performance Computing and Communications (HPCC)."},{"key":"e_1_3_4_73_2","unstructured":"NVM Express. 2022. NVME Express Base Specification 2.0c. https:\/\/nvmexpress.org\/wp-content\/uploads\/NVM-Express-Base-Specification-2.0c-2022.10.04-Ratified.pdf\/ (2022)."},{"key":"e_1_3_4_74_2","doi-asserted-by":"crossref","DOI":"10.1145\/3632955","article-title":"QoS-pro: A QoS-enhanced transaction processing framework for shared SSDs","author":"Fan Hao","year":"2024","unstructured":"Hao Fan, Yiliang Ye, Shadi Ibrahim, Zhuo Huang, Xingru Li, Weibin Xue, Song Wu, Chen Yu, Xuanhua Shi, and Hai Jin. 2024. QoS-pro: A QoS-enhanced transaction processing framework for shared SSDs. ACM Transactions on Architecture and Code Optimization (2024).","journal-title":"ACM Transactions on Architecture and Code Optimization"},{"key":"e_1_3_4_75_2","volume-title":"Proceedings of the IEEE Non-Volatile Memory System and Applications Symposium (NVMSA)","author":"Jun Byunghei","year":"2015","unstructured":"Byunghei Jun and Dongkun Shin. 2015. Workload-aware budget compensation scheduling for NVMe solid state drives. In Proceedings of the IEEE Non-Volatile Memory System and Applications Symposium (NVMSA)."},{"key":"e_1_3_4_76_2","article-title":"LDPC level prediction towards read performance of high-density flash memories","author":"Du Yajuan","year":"2023","unstructured":"Yajuan Du, Yuan Gao, Siyi Huang, and Qiao Li. 2023. LDPC level prediction towards read performance of high-density flash memories. IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems (TCAD) (2023).","journal-title":"IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems (TCAD)"},{"key":"e_1_3_4_77_2","volume-title":"Proceeding of the International Conference on Massive Storage Systems and Technology (MSST)","author":"Du Yajuan","year":"2017","unstructured":"Yajuan Du, Deqing Zou, Qiao Li, Liang Shi, Hai Jin, and Chun Jason Xue. 2017. LaLDPC: Latency-aware LDPC for read performance improvement of solid state drives. In Proceeding of the International Conference on Massive Storage Systems and Technology (MSST)."},{"key":"e_1_3_4_78_2","doi-asserted-by":"publisher","DOI":"10.1145\/3445814.3446733"},{"key":"e_1_3_4_79_2","article-title":"Exploiting write heterogeneity of morphable MLC\/SLC SSDs in datacenters with service-level objectives","author":"Chang Che-Wei","year":"2017","unstructured":"Che-Wei Chang, Geng-You Chen, Yi-Jung Chen, Chia-Wei Yeh, Pei Yin Eng, Ana Cheung, and Chia-Lin Yang. 2017. Exploiting write heterogeneity of morphable MLC\/SLC SSDs in datacenters with service-level objectives. IEEE Trans. Comput. (2017).","journal-title":"IEEE Trans. Comput."},{"key":"e_1_3_4_80_2","volume-title":"Proceedings of the ACM Symposium on Operating Systems Principles (SOSP)","author":"Mesnier Michael","year":"2011","unstructured":"Michael Mesnier, Feng Chen, Tian Luo, and Jason B. Akers. 2011. Differentiated storage services. In Proceedings of the ACM Symposium on Operating Systems Principles (SOSP)."},{"key":"e_1_3_4_81_2","doi-asserted-by":"publisher","DOI":"10.1145\/3445814.3446763"},{"volume-title":"Proceedings of the IEEE International Solid-State Circuits Conference (ISSCC)","year":"2022","key":"e_1_3_4_82_2","unstructured":"Wanik Cho, Jongseok Jung, Jongwoo Kim, Junghoon Ham, Sangkyu Lee, Yujong Noh, Dauni Kim, Wanseob Lee, Kayoung Cho, Kwanho Kim, Heejoo Lee, Sooyeol Chai, Eunwoo Jo, Hanna Cho, Jong-Seok Kim, Chankeun Kwon, Cheolioona Park, Hveonsu Nam, Haeun Won, Taeho Kim, Kyeonghwan Park, Sanghoon Oh, Jinhyun Ban, Junyoung Park, Jaehyeon Shin, Taisik Shin, Junseo Jang, Jiseong Mun, Jehyun Choi, Hyunseung Choi, Suna-Wook Choi, Wonsun Park, Dongkvu Yoon, Minsu Kim, Junvoun Lim, Chiwook An, Hyunyoung Shirr, Haesoon Oh, Haechan Park, Sungbo Shim, Hwang Huh, Honasok Choi, Seungpil Lee, Jaesuna Sim, Kichana Gwon, Jumsoo Kim, Woopyo Jeong, Jungdal Choi, and Kyo-Won Jin. 2022. A 1-Tb, 4b\/Cell, 176-Stacked-WL 3D-NAND flash memory with improved read latency and a 14.8 Gb\/mm2 density. In Proceedings of the IEEE International Solid-State Circuits Conference (ISSCC)."},{"volume-title":"Proceedings of the IEEE International Solid-State Circuits Conference (ISSCC)","year":"2022","key":"e_1_3_4_83_2","unstructured":"Ted Pekny, Luyen Vu, Jeff Tsai, Dheeraj Srinivasan, Erwin Yu, Jonathan Pabustan, Joe Xu, Srinivas Deshmukh, Kim-Fung Chan, Michael Piccardi, Kevin Xu, Guan Wang, Kaveh Shakeri, Vipul Patel, Tomoko Iwasaki, Tongji Wang, Padma Musunuri, Carl Gu, Ali Mohammadzadeh, Ali Ghalam, Violante Moschiano, Tommaso Vali, Jaekwan Park, June Lee, and Ramin Ghodsi. 2022. A 1-Tb density 4b\/Cell 3D-NAND flash on 176-tier technology with 4-independent planes for read using CMOS-under-the-array. In Proceedings of the IEEE International Solid-State Circuits Conference (ISSCC)."}],"container-title":["ACM Transactions on Storage"],"original-title":[],"language":"en","link":[{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/3676884","content-type":"unspecified","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/dl.acm.org\/doi\/pdf\/10.1145\/3676884","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,6,19]],"date-time":"2025-06-19T01:19:12Z","timestamp":1750295952000},"score":1,"resource":{"primary":{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/3676884"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2024,8,6]]},"references-count":82,"journal-issue":{"issue":"4","published-print":{"date-parts":[[2024,11,30]]}},"alternative-id":["10.1145\/3676884"],"URL":"https:\/\/doi.org\/10.1145\/3676884","relation":{},"ISSN":["1553-3077","1553-3093"],"issn-type":[{"type":"print","value":"1553-3077"},{"type":"electronic","value":"1553-3093"}],"subject":[],"published":{"date-parts":[[2024,8,6]]},"assertion":[{"value":"2023-09-19","order":0,"name":"received","label":"Received","group":{"name":"publication_history","label":"Publication History"}},{"value":"2024-06-25","order":2,"name":"accepted","label":"Accepted","group":{"name":"publication_history","label":"Publication History"}},{"value":"2024-08-06","order":3,"name":"published","label":"Published","group":{"name":"publication_history","label":"Publication History"}}]}}