{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,6,19]],"date-time":"2025-06-19T05:03:35Z","timestamp":1750309415176,"version":"3.41.0"},"reference-count":58,"publisher":"Association for Computing Machinery (ACM)","issue":"5","license":[{"start":{"date-parts":[[2024,8,13]],"date-time":"2024-08-13T00:00:00Z","timestamp":1723507200000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/www.acm.org\/publications\/policies\/copyright_policy#Background"}],"funder":[{"DOI":"10.13039\/100007847","name":"Jilin Provincial Natural Science Foundation","doi-asserted-by":"crossref","award":["2023010170JC"],"award-info":[{"award-number":["2023010170JC"]}],"id":[{"id":"10.13039\/100007847","id-type":"DOI","asserted-by":"crossref"}]},{"name":"Fundamental Research Funds for the Central Universities, JLU","award":["2022-JCXK-16"],"award-info":[{"award-number":["2022-JCXK-16"]}]},{"DOI":"10.13039\/501100001809","name":"National Natural Science Foundation of China","doi-asserted-by":"crossref","award":["62102160"],"award-info":[{"award-number":["62102160"]}],"id":[{"id":"10.13039\/501100001809","id-type":"DOI","asserted-by":"crossref"}]},{"DOI":"10.13039\/501100001809","name":"National Natural Science Foundation of China","doi-asserted-by":"crossref","award":["62102130"],"award-info":[{"award-number":["62102130"]}],"id":[{"id":"10.13039\/501100001809","id-type":"DOI","asserted-by":"crossref"}]},{"name":"Central Government Guides Local Science and Technology Development Fund Project","award":["226Z0201G"],"award-info":[{"award-number":["226Z0201G"]}]},{"DOI":"10.13039\/501100003787","name":"Natural Science Foundation of Hebei Province","doi-asserted-by":"crossref","award":["F2020204003"],"award-info":[{"award-number":["F2020204003"]}],"id":[{"id":"10.13039\/501100003787","id-type":"DOI","asserted-by":"crossref"}]},{"name":"Hebei Youth Talents Support Project","award":["BJ2019008"],"award-info":[{"award-number":["BJ2019008"]}]}],"content-domain":{"domain":["dl.acm.org"],"crossmark-restriction":true},"short-container-title":["ACM Trans. Des. Autom. Electron. Syst."],"published-print":{"date-parts":[[2024,9,30]]},"abstract":"<jats:p>Logic synthesis is a crucial step in integrated circuit design, and power optimization is an indispensable part of this process. However, power optimization for large-scale Mixed Polarity Reed-Muller (MPRM) logic circuits is an NP-hard problem. In this article, we divide Boolean circuits into small-scale circuits based on the idea of divide and conquer using the proposed Dynamic Adaptive Grouping Strategy (DAGS) and the proposed circuit decomposition model (CDM). Each small-scale Boolean circuit is transformed into an MPRM logic circuit by a polarity transformation algorithm. Based on the gate-level integration, we integrate small-scale circuits into an MPRM and Boolean Dual Logic (RBDL) circuit. Furthermore, the power optimization problem of RBDL circuits is a multi-task, multi-extremal, high-dimensional combinatorial optimization problem, for which we propose an Adaptive Multi-task Intelligent Algorithm\u00a0(AMIA), which includes global task optimization, population reproduction, valuable knowledge transfer (VKT), and local exploration to search for the lowest power for RBDL circuits. Moreover, based on the proposed Fast Power Decomposition Algorithm\u00a0(FPDA), we proposed a Power Optimization Approach (POA) for an RBDL circuit with the lowest power using the AMIA. Experimental results based on Microelectronics Center of North Carolina (MCNC) Benchmark test circuits demonstrate the effectiveness and superiority of the POA compared to state-of-the-art POAes.<\/jats:p>","DOI":"10.1145\/3677033","type":"journal-article","created":{"date-parts":[[2024,7,10]],"date-time":"2024-07-10T10:58:27Z","timestamp":1720609107000},"page":"1-27","update-policy":"https:\/\/doi.org\/10.1145\/crossmark-policy","source":"Crossref","is-referenced-by-count":1,"title":["A Power Optimization Approach for Large-scale RM-TB Dual Logic Circuits Based on an Adaptive Multi-Task Intelligent Algorithm"],"prefix":"10.1145","volume":"29","author":[{"ORCID":"https:\/\/orcid.org\/0000-0002-0193-3633","authenticated-orcid":false,"given":"Xiaoqian","family":"Wu","sequence":"first","affiliation":[{"name":"College of Computer Science and Technology, Jilin University, Changchun, China and Key Laboratory of Symbolic Computation and Knowledge Engineering of Ministry of Education, Jilin University, Changchun, China"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"ORCID":"https:\/\/orcid.org\/0000-0002-8151-1413","authenticated-orcid":false,"given":"Huaxiao","family":"Liu","sequence":"additional","affiliation":[{"name":"College of Computer Science and Technology, Jilin University, Changchun, China and Key Laboratory of Symbolic Computation and Knowledge Engineering of Ministry of Education, Jilin University, Changchun, China"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"ORCID":"https:\/\/orcid.org\/0009-0007-5610-5708","authenticated-orcid":false,"given":"Peng","family":"Wang","sequence":"additional","affiliation":[{"name":"College of Computer Science and Technology, Jilin University, Changchun, China and Key Laboratory of Symbolic Computation and Knowledge Engineering of Ministry of Education, Jilin University, Changchun, China"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"ORCID":"https:\/\/orcid.org\/0000-0003-2702-0258","authenticated-orcid":false,"given":"Lei","family":"Liu","sequence":"additional","affiliation":[{"name":"College of Computer Science and Technology, Jilin University, Changchun, China and Key Laboratory of Symbolic Computation and Knowledge Engineering of Ministry of Education, Jilin University, Changchun, China"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"ORCID":"https:\/\/orcid.org\/0000-0001-7041-8582","authenticated-orcid":false,"given":"Zhenxue","family":"He","sequence":"additional","affiliation":[{"name":"Hebei Agricultural University, Baoding, China"}],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"320","published-online":{"date-parts":[[2024,8,13]]},"reference":[{"key":"e_1_3_1_2_2","first-page":"1361","volume-title":"Proceedings of the 2014 IEEE International Advance Computing Conference","author":"Asthana Rajesh","year":"2014","unstructured":"Rajesh Asthana, Neelam Verma, and Ram Ratan. 2014. Generation of boolean functions using genetic algorithm for cryptographic applications. In Proceedings of the 2014 IEEE International Advance Computing Conference. IEEE, Gurgaon, 1361\u20131366."},{"key":"e_1_3_1_3_2","doi-asserted-by":"crossref","first-page":"243","DOI":"10.1109\/CCECE.2007.66","volume-title":"Proceedings of the 2007 Canadian Conference on Electrical and Computer Engineering","author":"Balasubramanian Padmanabhan","year":"2007","unstructured":"Padmanabhan Balasubramanian, D. A. Edwards, and C. Hari Narayanan. 2007. Low power synthesis of XOR-XNOR intensive combinational logic. In Proceedings of the 2007 Canadian Conference on Electrical and Computer Engineering. IEEE, Vancouver, 243\u2013246."},{"key":"e_1_3_1_4_2","volume-title":"The Mathematical Analysis of Logic: Being an Essay Towards a Calculus of Deductive Reasoning","author":"Boole George","year":"1847","unstructured":"George Boole. 1847. The Mathematical Analysis of Logic: Being an Essay Towards a Calculus of Deductive Reasoning. Philosophical Library, New York."},{"key":"e_1_3_1_5_2","first-page":"228","volume-title":"Proceedings of the 2014 IEEE 7th Joint International Information Technology and Artificial Intelligence Conference","author":"Bu Dengli","year":"2014","unstructured":"Dengli Bu and Jianhui Jiang. 2014. An efficient optimization algorithm for multi-output MPRM circuits with very large number of input variables. In Proceedings of the 2014 IEEE 7th Joint International Information Technology and Artificial Intelligence Conference. IEEE, Chongqing, 228\u2013232."},{"key":"e_1_3_1_6_2","doi-asserted-by":"publisher","DOI":"10.1016\/j.knosys.2022.108680"},{"key":"e_1_3_1_7_2","doi-asserted-by":"publisher","DOI":"10.1109\/TNANO.2023.3308650"},{"key":"e_1_3_1_8_2","doi-asserted-by":"publisher","DOI":"10.1109\/TCSII.2022.3219203"},{"key":"e_1_3_1_9_2","first-page":"201","volume-title":"IEE Proceedings - Circuits Devices and Systems","volume":"147","author":"Falkowski B.J","year":"2000","unstructured":"B.J Falkowski and Chip-Hong Chang. 2000. Generalised k-variable-mixed-polarity reed-muller expansions for system of boolean functions and their minimisation. In IEE Proceedings - Circuits Devices and Systems, Vol. 147. IET, 201\u2013210."},{"key":"e_1_3_1_10_2","doi-asserted-by":"publisher","DOI":"10.1109\/TFUZZ.2018.2876690"},{"key":"e_1_3_1_11_2","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2023.3250603"},{"key":"e_1_3_1_12_2","doi-asserted-by":"publisher","DOI":"10.1109\/TEVC.2015.2458037"},{"key":"e_1_3_1_13_2","doi-asserted-by":"publisher","DOI":"10.1109\/TETCI.2022.3230958"},{"key":"e_1_3_1_14_2","doi-asserted-by":"publisher","DOI":"10.1016\/j.amc.2021.126008"},{"key":"e_1_3_1_15_2","doi-asserted-by":"publisher","DOI":"10.1002\/int.22538"},{"key":"e_1_3_1_16_2","doi-asserted-by":"publisher","DOI":"10.1007\/s11390-017-1723-1"},{"key":"e_1_3_1_17_2","doi-asserted-by":"publisher","DOI":"10.1016\/j.asoc.2021.107647"},{"key":"e_1_3_1_18_2","doi-asserted-by":"publisher","DOI":"10.1016\/j.ins.2022.05.037"},{"key":"e_1_3_1_19_2","doi-asserted-by":"publisher","DOI":"10.1109\/TETC.2019.2945775"},{"key":"e_1_3_1_20_2","doi-asserted-by":"publisher","DOI":"10.1016\/j.eswa.2022.118812"},{"key":"e_1_3_1_21_2","doi-asserted-by":"publisher","DOI":"10.1109\/TNANO.2023.3272831"},{"key":"e_1_3_1_22_2","doi-asserted-by":"crossref","first-page":"521","DOI":"10.1109\/ASICON.2009.5351633","volume-title":"Proceedings of the 2009 IEEE 8th International Conference on ASIC","author":"Li Hui","year":"2009","unstructured":"Hui Li, Pengjun Wang, and Jing Dai. 2009. Area minimization of MPRM circuits. In Proceedings of the 2009 IEEE 8th International Conference on ASIC. IEEE, Changsha, 521\u2013524."},{"key":"e_1_3_1_23_2","doi-asserted-by":"publisher","DOI":"10.1109\/TCYB.2021.3050516"},{"key":"e_1_3_1_24_2","first-page":"427","volume-title":"Proceedings of the 25th ACM\/IEEE Design Automation Conference","author":"Martin Helliwell","year":"1988","unstructured":"Helliwell Martin and Perkowski Marek. 1988. A fast algorithm to minimize multi-output mixed-polarity generalized reed-muller forms. In Proceedings of the 25th ACM\/IEEE Design Automation Conference. ACM, Washington, 427\u2013432."},{"key":"e_1_3_1_25_2","doi-asserted-by":"publisher","DOI":"10.1109\/TCBB.2019.2898189"},{"key":"e_1_3_1_26_2","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2022.3170248"},{"key":"e_1_3_1_27_2","doi-asserted-by":"publisher","DOI":"10.1109\/TMTT.2020.2997049"},{"key":"e_1_3_1_28_2","doi-asserted-by":"publisher","DOI":"10.1109\/LRA.2019.2958473"},{"key":"e_1_3_1_29_2","doi-asserted-by":"publisher","DOI":"10.1109\/TEVC.2022.3145582"},{"key":"e_1_3_1_30_2","doi-asserted-by":"publisher","DOI":"10.1016\/j.engappai.2023.105906"},{"key":"e_1_3_1_31_2","doi-asserted-by":"publisher","DOI":"10.1109\/TCSII.2022.3170317"},{"key":"e_1_3_1_32_2","first-page":"24","volume-title":"Proceedings of the 26th IEEE International Symposium on Multiple-Valued Logic","author":"Rahardja S.","year":"1996","unstructured":"S. Rahardja and B.J Falkowski. 1996. Family of fast mixed arithmetic logic transforms for multiple-valued input binary functions. In Proceedings of the 26th IEEE International Symposium on Multiple-Valued Logic. IEEE, Santiago de Compostela, 24\u201329."},{"key":"e_1_3_1_33_2","doi-asserted-by":"crossref","first-page":"396","DOI":"10.1109\/ISCAS.1996.541985","volume-title":"Proceedings of the 1996 IEEE International Symposium on Circuits and Systems. Circuits and Systems Connecting the World.","volume":"4","author":"Rahardja S.","year":"1996","unstructured":"S. Rahardja and B.J. Falkowski. 1996. Family of fast transforms for mixed arithmetic logic. In Proceedings of the 1996 IEEE International Symposium on Circuits and Systems. Circuits and Systems Connecting the World. Vol. 4. IEEE, Atlanta, 396\u2013399."},{"issue":"1","key":"e_1_3_1_34_2","first-page":"73","article-title":"Fast mixed linearly independent arithmetic logic transforms for multiple-valued functions","volume":"10","author":"Rahardja S.","year":"2004","unstructured":"S. Rahardja and B.J. Falkowski. 2004. Fast mixed linearly independent arithmetic logic transforms for multiple-valued functions. Journal of Multiple-Valued Logic and Soft Computing 10, 1 (January2004), 73\u201387. Retrieved from https:\/\/api.semanticscholar.org\/CorpusID:14151162","journal-title":"Journal of Multiple-Valued Logic and Soft Computing"},{"key":"e_1_3_1_35_2","doi-asserted-by":"publisher","DOI":"10.1109\/TED.2021.3122404"},{"key":"e_1_3_1_36_2","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2023.3244144"},{"key":"e_1_3_1_37_2","doi-asserted-by":"publisher","DOI":"10.1016\/j.swevo.2021.101021"},{"key":"e_1_3_1_38_2","doi-asserted-by":"publisher","DOI":"10.1109\/TETCI.2021.3051970"},{"key":"e_1_3_1_39_2","doi-asserted-by":"publisher","DOI":"10.1016\/j.knosys.2022.108225"},{"key":"e_1_3_1_40_2","doi-asserted-by":"publisher","DOI":"10.1109\/TNB.2019.2942036"},{"key":"e_1_3_1_41_2","first-page":"1","volume-title":"Proceedings of the 2012 IEEE 11th International Conference on Solid-State and Integrated Circuit Technology","author":"Wang DiSheng","year":"2012","unstructured":"DiSheng Wang and PengJun Wang. 2012. Power optimization of incompletely specified fixed polarity reed-muller circuits. In Proceedings of the 2012 IEEE 11th International Conference on Solid-State and Integrated Circuit Technology. IEEE, Xi\u2019an, 1\u20133."},{"key":"e_1_3_1_42_2","doi-asserted-by":"publisher","DOI":"10.1049\/el:20001009"},{"key":"e_1_3_1_43_2","doi-asserted-by":"publisher","DOI":"10.1049\/ip-cdt:19990525"},{"key":"e_1_3_1_44_2","doi-asserted-by":"publisher","DOI":"10.3969\/j.issn.0372-2112.2019.09.008"},{"key":"e_1_3_1_45_2","first-page":"379","volume-title":"Proceedings of the 2009 IEEE 8th International Conference on ASIC","author":"Wang Mingbo","year":"2017","unstructured":"Mingbo Wang, Pengjun Wang, Qiang Fu, and Huihong Zhang. 2017. Delay and area optimization for FPRM circuits based on MSPSO algorithm. In Proceedings of the 2009 IEEE 8th International Conference on ASIC. IEEE, Guiyang, 379\u2013382."},{"key":"e_1_3_1_46_2","doi-asserted-by":"publisher","DOI":"10.1088\/1674-4926\/32\/2\/025007"},{"key":"e_1_3_1_47_2","doi-asserted-by":"publisher","DOI":"10.1109\/TSMC.2023.3241621"},{"key":"e_1_3_1_48_2","doi-asserted-by":"publisher","DOI":"10.1093\/comjnl\/bxu072"},{"key":"e_1_3_1_49_2","doi-asserted-by":"publisher","DOI":"10.1109\/TEVC.2022.3160196"},{"key":"e_1_3_1_50_2","doi-asserted-by":"publisher","DOI":"10.1007\/BF02948902"},{"key":"e_1_3_1_51_2","doi-asserted-by":"publisher","DOI":"10.1109\/TASE.2018.2865593"},{"key":"e_1_3_1_52_2","doi-asserted-by":"crossref","first-page":"401","DOI":"10.1109\/ASICON.2011.6157206","volume-title":"Proceedings of the 2011 9th IEEE International Conference on ASIC","author":"Yang Meng","year":"2011","unstructured":"Meng Yang and Hongying Xu. 2011. Optimization of mixed polarity reed-muller expressions based on whole annealing genetic algorithm. In Proceedings of the 2011 9th IEEE International Conference on ASIC. IEEE, Xiamen, 401\u2013404."},{"key":"e_1_3_1_53_2","doi-asserted-by":"publisher","DOI":"10.1109\/TASC.2023.3242084"},{"key":"e_1_3_1_54_2","doi-asserted-by":"publisher","DOI":"10.1016\/j.cie.2023.109178"},{"key":"e_1_3_1_55_2","doi-asserted-by":"publisher","DOI":"10.1109\/TEVC.2019.2895860"},{"key":"e_1_3_1_56_2","doi-asserted-by":"publisher","DOI":"10.1109\/LRA.2023.3318191"},{"key":"e_1_3_1_57_2","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2022.3149720"},{"key":"e_1_3_1_58_2","doi-asserted-by":"publisher","DOI":"10.1145\/3587818"},{"key":"e_1_3_1_59_2","doi-asserted-by":"publisher","DOI":"10.1016\/j.asoc.2022.109720"}],"container-title":["ACM Transactions on Design Automation of Electronic Systems"],"original-title":[],"language":"en","link":[{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/3677033","content-type":"unspecified","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/dl.acm.org\/doi\/pdf\/10.1145\/3677033","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,6,19]],"date-time":"2025-06-19T00:58:16Z","timestamp":1750294696000},"score":1,"resource":{"primary":{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/3677033"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2024,8,13]]},"references-count":58,"journal-issue":{"issue":"5","published-print":{"date-parts":[[2024,9,30]]}},"alternative-id":["10.1145\/3677033"],"URL":"https:\/\/doi.org\/10.1145\/3677033","relation":{},"ISSN":["1084-4309","1557-7309"],"issn-type":[{"type":"print","value":"1084-4309"},{"type":"electronic","value":"1557-7309"}],"subject":[],"published":{"date-parts":[[2024,8,13]]},"assertion":[{"value":"2024-01-16","order":0,"name":"received","label":"Received","group":{"name":"publication_history","label":"Publication History"}},{"value":"2024-07-01","order":2,"name":"accepted","label":"Accepted","group":{"name":"publication_history","label":"Publication History"}},{"value":"2024-08-13","order":3,"name":"published","label":"Published","group":{"name":"publication_history","label":"Publication History"}}]}}