{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,6,27]],"date-time":"2026-06-27T19:45:33Z","timestamp":1782589533393,"version":"3.54.5"},"reference-count":113,"publisher":"Association for Computing Machinery (ACM)","issue":"12","license":[{"start":{"date-parts":[[2024,10,3]],"date-time":"2024-10-03T00:00:00Z","timestamp":1727913600000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/creativecommons.org\/licenses\/by-nc-sa\/4.0\/"}],"funder":[{"name":"\u201cICT programme\u201d which was supported by the European Union through the ESF"}],"content-domain":{"domain":["dl.acm.org"],"crossmark-restriction":true},"short-container-title":["ACM Comput. Surv."],"published-print":{"date-parts":[[2024,12,31]]},"abstract":"<jats:p>Building and maintaining a silicon foundry is a costly endeavor that requires substantial financial investment. From this scenario, the semiconductor business has largely shifted to a fabless model where the Integrated Circuit (IC) supply chain is globalized but potentially untrusted. In recent years, several hardware obfuscation techniques have emerged to thwart hardware security threats related to untrusted IC fabrication. Reconfigurable-based obfuscation schemes have shown great promise of security against state-of-the-art attacks\u2014these are techniques that rely on the transformation of static logic configurable elements such as Look Up Tables\u00a0(LUTs). This survey provides a comprehensive analysis of reconfigurable-based obfuscation techniques, evaluating their overheads and enumerating their effectiveness against all known attacks. The techniques are also classified based on different factors, including the technology used, element type, and IP type. Additionally, we present a discussion on the advantages of reconfigurable-based obfuscation techniques when compared to Logic Locking techniques and the challenges associated with evaluating these techniques on hardware, primarily due to the lack of tapeouts. The survey\u2019s findings are essential for researchers interested in hardware obfuscation and future trends in this area.<\/jats:p>","DOI":"10.1145\/3677118","type":"journal-article","created":{"date-parts":[[2024,7,9]],"date-time":"2024-07-09T11:17:01Z","timestamp":1720523821000},"page":"1-35","update-policy":"https:\/\/doi.org\/10.1145\/crossmark-policy","source":"Crossref","is-referenced-by-count":23,"title":["An Overview of FPGA-inspired Obfuscation Techniques"],"prefix":"10.1145","volume":"56","author":[{"ORCID":"https:\/\/orcid.org\/0000-0002-8865-9402","authenticated-orcid":false,"given":"Zain Ul","family":"Abideen","sequence":"first","affiliation":[{"name":"Electrical and Computer Engineering, Carnegie Mellon University, Pittsburgh, United States and Centre for Hardware Security, Department of Computer Systems, Tallinn University of Technology (TalTech), Tallinn, Estonia"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"ORCID":"https:\/\/orcid.org\/0000-0002-7065-4400","authenticated-orcid":false,"given":"Sumathi","family":"Gokulanathan","sequence":"additional","affiliation":[{"name":"Tallinn University of Technology, Tallinn, Estonia"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"ORCID":"https:\/\/orcid.org\/0000-0001-7336-4444","authenticated-orcid":false,"given":"Muayad","family":"J. Aljafar","sequence":"additional","affiliation":[{"name":"Tallinn University of Technology, Tallinn, Estonia"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"ORCID":"https:\/\/orcid.org\/0000-0002-5294-0606","authenticated-orcid":false,"given":"Samuel","family":"Pagliarini","sequence":"additional","affiliation":[{"name":"Electrical and Computer Engineering, Carnegie Mellon University, Pittsburgh, United States and Centre for Hardware Security, Department of Computer Systems, Tallinn University of Technology (TalTech), Tallinn, Estonia"}],"role":[{"vocabulary":"crossref","role":"author"}]}],"member":"320","published-online":{"date-parts":[[2024,10,3]]},"reference":[{"key":"e_1_3_2_2_2","doi-asserted-by":"publisher","unstructured":"Z. U. Abideen T. D. Perez M. Martins and S. Pagliarini. 2023. A Security-aware and LUT-based CAD flow for the Physical Synthesis of hASICs. In IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems 42 10 (2023) 3157\u20133170. DOI:10.1109\/TCAD.2023.3244879","DOI":"10.1109\/TCAD.2023.3244879"},{"key":"e_1_3_2_3_2","first-page":"1","volume-title":"Proceedings of the 2021 Asian Hardware Oriented Security and Trust Symposium (AsianHOST\u201921)","author":"Abideen Zain Ul","year":"2021","unstructured":"Zain Ul Abideen, Tiago Diadami Perez, and Samuel Pagliarini. 2021. From FPGAs to obfuscated eASICs: Design and security tradeoffs. In Proceedings of the 2021 Asian Hardware Oriented Security and Trust Symposium (AsianHOST\u201921). 1\u20134."},{"key":"e_1_3_2_4_2","article-title":"Speedcore Embedded FPGA IP","author":"Acceleration Achronix Data","year":"2022","unstructured":"Achronix Data Acceleration. 2022. Speedcore Embedded FPGA IP. Retrieved December 22, 2022 from https:\/\/www.achronix.com\/product\/speedcore","journal-title":"Retrieved December 22, 2022 from https:\/\/www.achronix.com\/product\/speedcore"},{"key":"e_1_3_2_5_2","article-title":"Speedster7t FPGAs","author":"Inc. Achronix","year":"2022","unstructured":"Achronix Inc.2022. Speedster7t FPGAs. Retrieved January 24, 2023 from https:\/\/www.achronix.com\/high-speed-interfaces","journal-title":"Retrieved January 24, 2023 from https:\/\/www.achronix.com\/high-speed-interfaces"},{"key":"e_1_3_2_6_2","article-title":"Europe, US Warn of Fake-chip Danger to National Security, Critical Systems","author":"Agam Shah","year":"2022","unstructured":"Shah Agam. 2022. Europe, US Warn of Fake-chip Danger to National Security, Critical Systems. Retrieved September 25, 2022 from https:\/\/www.theregister.com\/2022\/03\/18\/eu_us_counterfeit_chips\/","journal-title":"Retrieved September 25, 2022 from https:\/\/www.theregister.com\/2022\/03\/18\/eu_us_counterfeit_chips\/"},{"key":"e_1_3_2_7_2","first-page":"1","volume-title":"Proceedings of the 2019 Asian Hardware Oriented Security and Trust Symposium (AsianHOST\u201919)","author":"Alaql Abdulrahman","year":"2019","unstructured":"Abdulrahman Alaql, Domenic Forte, and Swarup Bhunia. 2019. Sweep to the secret: A constant propagation attack on logic locking. In Proceedings of the 2019 Asian Hardware Oriented Security and Trust Symposium (AsianHOST\u201919). 1\u20136."},{"issue":"8","key":"e_1_3_2_8_2","doi-asserted-by":"crossref","first-page":"1529","DOI":"10.1109\/TVLSI.2021.3089555","article-title":"SCOPE: Synthesis-based constant propagation attack on logic locking","volume":"29","author":"Alaql Abdulrahman","year":"2021","unstructured":"Abdulrahman Alaql, Md Moshiur Rahman, and Swarup Bhunia. 2021. SCOPE: Synthesis-based constant propagation attack on logic locking. IEEE Transactions on Very Large Scale Integration Systems 29, 8 (2021), 1529\u20131542.","journal-title":"IEEE Transactions on Very Large Scale Integration Systems"},{"issue":"5","key":"e_1_3_2_9_2","doi-asserted-by":"crossref","first-page":"808","DOI":"10.1109\/TCAD.2015.2398423","article-title":"Novel test-mode-only scan attack and countermeasure for compression-based scan architectures","volume":"34","author":"Ali Sk Subidh","year":"2015","unstructured":"Sk Subidh Ali, Samah M. Saeed, Ozgur Sinanoglu, and Ramesh Karri. 2015. Novel test-mode-only scan attack and countermeasure for compression-based scan architectures. IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems 34, 5 (2015), 808\u2013821.","journal-title":"IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems"},{"issue":"4","key":"e_1_3_2_10_2","doi-asserted-by":"crossref","first-page":"1867","DOI":"10.1109\/TETC.2019.2940750","article-title":"ScanSAT: Unlocking static and dynamic scan obfuscation","volume":"9","author":"Alrahis Lilas","year":"2021","unstructured":"Lilas Alrahis, Muhammad Yasin, Nimisha Limaye, Hani Saleh, Baker Mohammad, Mahmoud Al-Qutayri, and Ozgur Sinanoglu. 2021. ScanSAT: Unlocking static and dynamic scan obfuscation. IEEE Transactions on Emerging Topics in Computing 9, 4 (2021), 1867\u20131882.","journal-title":"IEEE Transactions on Emerging Topics in Computing"},{"key":"e_1_3_2_11_2","article-title":"Stratix V Device Handbook.","author":"Corporation Altera","year":"2015","unstructured":"Altera Corporation. 2015. Stratix V Device Handbook. Retrieved February 22, 2023 from https:\/\/www.intel.com\/programmable\/technical-pdfs\/683665.pdf","journal-title":"Retrieved February 22, 2023 from https:\/\/www.intel.com\/programmable\/technical-pdfs\/683665.pdf"},{"key":"e_1_3_2_12_2","article-title":"AMD Acquires Xilinx","author":"Inc. AMD","year":"2020","unstructured":"AMD Inc.2020. AMD Acquires Xilinx. Retrieved April 10, 2023 from https:\/\/www.amd.com\/en\/corporate\/xilinx-acquisition","journal-title":"Retrieved April 10, 2023 from https:\/\/www.amd.com\/en\/corporate\/xilinx-acquisition"},{"key":"e_1_3_2_13_2","article-title":"AMD Xilinx Adaptive SOCs","author":"Xilinx AMD","year":"2022","unstructured":"AMD Xilinx. 2022. AMD Xilinx Adaptive SOCs. Retrieved February 06, 2023 from https:\/\/www.xilinx.com\/products\/silicon-devices\/soc.html","journal-title":"Retrieved February 06, 2023 from https:\/\/www.xilinx.com\/products\/silicon-devices\/soc.html"},{"key":"e_1_3_2_14_2","article-title":"Alveo U50 Data Center Accelerator Card","author":"Xilinx AMD","year":"2023","unstructured":"AMD Xilinx. 2023. Alveo U50 Data Center Accelerator Card. Retrieved March 15, 2023 from https:\/\/www.xilinx.com\/products\/boards-and-kits\/alveo\/u50.html","journal-title":"Retrieved March 15, 2023 from https:\/\/www.xilinx.com\/products\/boards-and-kits\/alveo\/u50.html"},{"key":"e_1_3_2_15_2","doi-asserted-by":"crossref","first-page":"507","DOI":"10.1145\/3194554.3194651","volume-title":"Proceedings of the 2018 on Great Lakes Symposium on VLSI","author":"Attaran Aliyar","year":"2018","unstructured":"Aliyar Attaran, Tyler David Sheaves, Praveen Kumar Mugula, and Hamid Mahmoodi. 2018. Static design of spin transfer torques magnetic look up tables for ASIC designs. In Proceedings of the 2018 on Great Lakes Symposium on VLSI. 507\u2013510."},{"key":"e_1_3_2_16_2","first-page":"97","article-title":"SMT attack: Next generation attack on obfuscated circuits with capabilities and performance beyond the SAT attacks","author":"Azar Kimia Zamiri","year":"2019","unstructured":"Kimia Zamiri Azar, Hadi Mardani Kamali, Houman Homayoun, and Avesta Sasan. 2019. SMT attack: Next generation attack on obfuscated circuits with capabilities and performance beyond the SAT attacks. IACR Transactions on Cryptographic Hardware and Embedded Systems 2019, 1 (2019), 97\u2013122.","journal-title":"IACR Transactions on Cryptographic Hardware and Embedded Systems"},{"key":"e_1_3_2_17_2","doi-asserted-by":"crossref","first-page":"303","DOI":"10.1007\/978-3-031-15074-6_19","volume-title":"Proceedings of the Embedded Computer Systems: Architectures, Modeling, and Simulation","author":"Basiashvili Giorgi","year":"2022","unstructured":"Giorgi Basiashvili, Zain Ul Abideen, and Samuel Pagliarini. 2022. Obfuscating the hierarchy of a digital IP. In Proceedings of the Embedded Computer Systems: Architectures, Modeling, and Simulation. Alex Orailoglu, Marc Reichenbach, and Matthias Jung (Eds.), Springer International Publishing, Cham, 303\u2013314."},{"issue":"1","key":"e_1_3_2_18_2","doi-asserted-by":"crossref","first-page":"66","DOI":"10.1109\/MDT.2010.24","article-title":"Preventing IC piracy using reconfigurable logic barriers","volume":"27","author":"Baumgarten Alex","year":"2010","unstructured":"Alex Baumgarten, Akhilesh Tyagi, and Joseph Zambreno. 2010. Preventing IC piracy using reconfigurable logic barriers. IEEE Design and Test of Computers 27, 1 (2010), 66\u201375.","journal-title":"IEEE Design and Test of Computers"},{"issue":"1","key":"e_1_3_2_19_2","doi-asserted-by":"crossref","first-page":"105","DOI":"10.1023\/A:1011144628879","article-title":"A parallel dynamically reconfigurable architecture designed for flexible application-tailored hardware\/software systems in future mobile communication","volume":"19","author":"Becker J\u00fcrgen","year":"2001","unstructured":"J\u00fcrgen Becker and Manfred Glesner. 2001. A parallel dynamically reconfigurable architecture designed for flexible application-tailored hardware\/software systems in future mobile communication. The Journal of Supercomputing 19, 1 (2001), 105\u2013127.","journal-title":"The Journal of Supercomputing"},{"issue":"10","key":"e_1_3_2_20_2","doi-asserted-by":"crossref","first-page":"1459","DOI":"10.1109\/TVLSI.2023.3301334","article-title":"Not all fabrics are created equal: Exploring eFPGA parameters for IP redaction","volume":"31","author":"Bhandari Jitendra","year":"2023","unstructured":"Jitendra Bhandari, Abdul Khader Thalakkattu Moosa, Benjamin Tan, Christian Pilato, Ganesh Gore, Xifan Tang, Scott Temple, Pierre-Emmanuel Gaillardon, and Ramesh Karri. 2023. Not all fabrics are created equal: Exploring eFPGA parameters for IP redaction. IEEE Transactions on Very Large Scale Integration Systems 31, 10(2023), 1459\u20131471.","journal-title":"IEEE Transactions on Very Large Scale Integration Systems"},{"key":"e_1_3_2_21_2","first-page":"1","volume-title":"Proceedings of the 2021 IEEE\/ACM International Conference On Computer Aided Design (ICCAD\u201921)","author":"Bhandari Jitendra","year":"2021","unstructured":"Jitendra Bhandari, Abdul Khader Thalakkattu Moosa, Benjamin Tan, Christian Pilato, Ganesh Gore, Xifan Tang, Scott Temple, Pierre-Emmanuel Gaillardon, and Ramesh Karri. 2021. Exploring eFPGA-based redaction for IP protection. In Proceedings of the 2021 IEEE\/ACM International Conference On Computer Aided Design (ICCAD\u201921). 1\u20139."},{"issue":"3","key":"e_1_3_2_22_2","doi-asserted-by":"crossref","first-page":"521","DOI":"10.1109\/JSSC.2002.808288","article-title":"A reconfigurable system featuring dynamically extensible embedded microprocessor, FPGA, and customizable I\/O","volume":"38","author":"Borgatti Michele","year":"2003","unstructured":"Michele Borgatti, Francesco Lertora, Benoit For\u00eat, and Lorenzo Cal\u00ed. 2003. A reconfigurable system featuring dynamically extensible embedded microprocessor, FPGA, and customizable I\/O. IEEE Journal of Solid-State Circuits 38, 3 (2003), 521\u2013529.","journal-title":"IEEE Journal of Solid-State Circuits"},{"issue":"2","key":"e_1_3_2_23_2","doi-asserted-by":"crossref","first-page":"86","DOI":"10.1038\/nnano.2014.8","article-title":"Spin\u2013orbit torques in action","volume":"9","author":"Brataas Arne","year":"2014","unstructured":"Arne Brataas and Kjetil M. D. Hals. 2014. Spin\u2013orbit torques in action. Nature Nanotechnology 9, 2 (2014), 86\u201388.","journal-title":"Nature Nanotechnology"},{"key":"e_1_3_2_24_2","article-title":"Intel to Acquire Altera","author":"Wire Business","year":"2015","unstructured":"Business Wire. 2015. Intel to Acquire Altera. Retrieved February 22 2023 from https:\/\/www.businesswire.com\/news\/home\/20150601005864\/en\/Intel-to-Acquire-Altera","journal-title":"Retrieved February 22 2023 from https:\/\/www.businesswire.com\/news\/home\/20150601005864\/en\/Intel-to-Acquire-Altera"},{"key":"e_1_3_2_25_2","doi-asserted-by":"publisher","unstructured":"P. Chakraborty J. Cruz A. Alaql and S. Bhunia. 2021. SAIL: Analyzing suctural atifacts of lgic lcking uing machine learning. In IEEE Transactions on Information Forensics and Security 16 (2021) 3828\u20133842. DOI:10.1109\/TIFS.2021.3096028","DOI":"10.1109\/TIFS.2021.3096028"},{"key":"e_1_3_2_26_2","first-page":"542","volume-title":"Proceedings of the 26th Asia and South Pacific Design Automation Conference","author":"Chen Jianqi","year":"2021","unstructured":"Jianqi Chen and Benjamin Carrion Schafer. 2021. Area efficient functional locking through coarse grained runtime reconfigurable architectures. In Proceedings of the 26th Asia and South Pacific Design Automation Conference. 542\u2013547."},{"key":"e_1_3_2_27_2","first-page":"1","volume-title":"Proceedings of the 57th ACM\/EDAC\/IEEE Design Automation Conference","author":"Chen Jianqi","year":"2020","unstructured":"Jianqi Chen, Monir Zaman, Yiorgos Makris, R. D. (Shawn) Blanton, Subhasish Mitra, and Benjamin Carrion Schafer. 2020. DECOY: DeFlection-Driven HLS-Based Computation Partitioning for Obfuscating Intellectual PropertY. In Proceedings of the 57th ACM\/EDAC\/IEEE Design Automation Conference. 1\u20136."},{"key":"e_1_3_2_28_2","first-page":"914","volume-title":"Proceedings of the 2017 IEEE\/ACM International Conference on Computer-Aided Design (ICCAD\u201917)","author":"Chen Shih-Chun","year":"2017","unstructured":"Shih-Chun Chen and Yao-Wen Chang. 2017. FPGA placement and routing. In Proceedings of the 2017 IEEE\/ACM International Conference on Computer-Aided Design (ICCAD\u201917). 914\u2013921."},{"key":"e_1_3_2_29_2","first-page":"1","volume-title":"Proceedings of the ACM\/IEEE International Symposium on Low Power Electronics and Design","author":"Chowdhury Prattay","year":"2022","unstructured":"Prattay Chowdhury, Chaitali Sathe, and Benjamin Carrion Schaefer. 2022. Predictive model attack for embedded FPGA logic locking. In Proceedings of the ACM\/IEEE International Symposium on Low Power Electronics and Design. 1\u20136."},{"key":"e_1_3_2_30_2","first-page":"1","volume-title":"Proceedings of the 2021 IEEE International Symposium on Circuits and Systems (ISCAS\u201921)","author":"Chowdhury Subhajit Dutta","year":"2021","unstructured":"Subhajit Dutta Chowdhury, Gengyu Zhang, Yinghua Hu, and Pierluigi Nuzzo. 2021. Enhancing SAT-attack resiliency and cost-effectiveness of reconfigurable-logic-based circuit obfuscation. In Proceedings of the 2021 IEEE International Symposium on Circuits and Systems (ISCAS\u201921). IEEE, 1\u20135."},{"key":"e_1_3_2_31_2","first-page":"1","volume-title":"Proceedings of the 2014 51st ACM\/EDAC\/IEEE Design Automation Conference (DAC\u201914)","author":"Cocchi Ronald P.","year":"2014","unstructured":"Ronald P. Cocchi, James P. Baukus, Lap Wai Chow, and Bryan J. Wang. 2014. Circuit camouflage integration for hardware IP protection. In Proceedings of the 2014 51st ACM\/EDAC\/IEEE Design Automation Conference (DAC\u201914). 1\u20135."},{"key":"e_1_3_2_32_2","first-page":"1","volume-title":"Proceedings of the 41st IEEE\/ACM International Conference on Computer-Aided Design","author":"Collini Luca","year":"2022","unstructured":"Luca Collini, Benjamin Tan, Christian Pilato, and Ramesh Karri. 2022. Reconfigurable logic for hardware IP protection: Opportunities and challenges. In Proceedings of the 41st IEEE\/ACM International Conference on Computer-Aided Design. 1\u20137."},{"key":"e_1_3_2_33_2","doi-asserted-by":"crossref","first-page":"19","DOI":"10.1109\/ETS.2011.30","volume-title":"Proceedings of the 2011 16th IEEE European Test Symposium","author":"DaRolt Jean","year":"2011","unstructured":"Jean DaRolt, Giorgio Di Natale, Marie-Lise Flottes, and Bruno Rouzeyre. 2011. Scan attacks and countermeasures in presence of scan response compactors. In Proceedings of the 2011 16th IEEE European Test Symposium. 19\u201324."},{"key":"e_1_3_2_34_2","article-title":"MENTA Unveils New eFPGA Technology","author":"Reuse Design and","year":"2006","unstructured":"Design and Reuse. 2006. MENTA Unveils New eFPGA Technology. Retrieved March 12, 2023 from https:\/\/www.design-reuse.com\/news\/12774\/menta-efpga-technology.html","journal-title":"Retrieved March 12, 2023 from https:\/\/www.design-reuse.com\/news\/12774\/menta-efpga-technology.html"},{"key":"e_1_3_2_35_2","article-title":"Achronix to Build the World\u2019s Most Advanced Field Programmable Gate Arrays (FPGAs) on Intel 22nm Process Technology","author":"Reuse Design and","year":"2010","unstructured":"Design and Reuse. 2010. Achronix to Build the World\u2019s Most Advanced Field Programmable Gate Arrays (FPGAs) on Intel 22nm Process Technology. Retrieved March 12, 2023 from https:\/\/www.design-reuse.com\/news\/24787\/achronix-fpga-intel-22nm.html","journal-title":"Retrieved March 12, 2023 from https:\/\/www.design-reuse.com\/news\/24787\/achronix-fpga-intel-22nm.html"},{"key":"e_1_3_2_36_2","article-title":"Hybrid Architecture Embeds Xilinx FPGA Core into IBM ASICs","author":"(EDN) Electronic Design News","year":"2002","unstructured":"Electronic Design News (EDN). 2002. Hybrid Architecture Embeds Xilinx FPGA Core into IBM ASICs. Retrieved March 19, 2023 from https:\/\/www.edn.com\/hybrid-architecture-embeds-xilinx-fpga-core-into-ibm-asics\/?utm_source=eetimes&utm_medium=relatedcontent","journal-title":"Retrieved March 19, 2023 from https:\/\/www.edn.com\/hybrid-architecture-embeds-xilinx-fpga-core-into-ibm-asics\/?utm_source=eetimes&utm_medium=relatedcontent"},{"issue":"3","key":"e_1_3_2_37_2","doi-asserted-by":"crossref","first-page":"229","DOI":"10.1007\/s13389-022-00294-x","article-title":"A critical view on the real-world security of logic locking","volume":"12","author":"Engels Susanne","year":"2022","unstructured":"Susanne Engels, Max Hoffmann, and Christof Paar. 2022. A critical view on the real-world security of logic locking. Journal of Cryptographic Engineering 12, 3 (2022), 229\u2013244.","journal-title":"Journal of Cryptographic Engineering"},{"key":"e_1_3_2_38_2","doi-asserted-by":"crossref","first-page":"1645","DOI":"10.23919\/DATE51398.2021.9473947","volume-title":"Proceedings of the 2021 Design, Automation and Test in Europe Conference and Exhibition (DATE\u201921)","author":"Glamo\u010danin Ognjen","year":"2021","unstructured":"Ognjen Glamo\u010danin, Dina G. Mahmoud, Francesco Regazzoni, and Mirjana Stojilovi\u0107. 2021. Shared FPGAs and the holy grail: Protections against side-channel and fault attacks. In Proceedings of the 2021 Design, Automation and Test in Europe Conference and Exhibition (DATE\u201921). 1645\u20131650."},{"issue":"8","key":"e_1_3_2_39_2","doi-asserted-by":"crossref","first-page":"1207","DOI":"10.1109\/JPROC.2014.2332291","article-title":"Counterfeit integrated circuits: A rising threat in the global semiconductor supply chain","volume":"102","author":"Guin Ujjwal","year":"2014","unstructured":"Ujjwal Guin, Ke Huang, Daniel DiMase, John M. Carulli, Mohammad Tehranipoor, and Yiorgos Makris. 2014. Counterfeit integrated circuits: A rising threat in the global semiconductor supply chain. Proceedings of the IEEE 102, 8 (2014), 1207\u20131228.","journal-title":"Proceedings of the IEEE"},{"key":"e_1_3_2_40_2","first-page":"5809","volume-title":"Proceedings of the 32nd USENIX Security Symposium (USENIX Security\u201923)","author":"Han Zhaokun","year":"2023","unstructured":"Zhaokun Han, Mohammed Shayan, Aneesh Dixit, Mustafa Shihab, Yiorgos Makris, and Jeyavijayan (JV) Rajendran. 2023. FuncTeller: How well does eFPGA hide functionality?. In Proceedings of the 32nd USENIX Security Symposium (USENIX Security\u201923). 5809\u20135826."},{"key":"e_1_3_2_41_2","first-page":"171","volume-title":"Proceedings of the 2019 Great Lakes Symposium on VLSI","author":"Hu Bo","year":"2019","unstructured":"Bo Hu, Tian Jingxiang, Shihab Mustafa, Rajavendra Reddy Gaurav, Swartz William, Makris Yiorgos, Carrion Schaefer Benjamin, and Sechen Carl. 2019. Functional obfuscation of hardware accelerators through selective partial design extraction onto an embedded FPGA. In Proceedings of the 2019 Great Lakes Symposium on VLSI. 171\u2013176."},{"key":"e_1_3_2_42_2","first-page":"1","volume-title":"Proceedings of the 2016 26th International Conference on Field Programmable Logic and Applications (FPL\u201916)","author":"Huriaux Christophe","year":"2016","unstructured":"Christophe Huriaux, Olivier Sentieys, and Russell Tessier. 2016. Effects of I\/O routing through column interfaces in embedded FPGA fabrics. In Proceedings of the 2016 26th International Conference on Field Programmable Logic and Applications (FPL\u201916). 1\u20139."},{"key":"e_1_3_2_43_2","article-title":"Intel Acquisition of Altera","author":"Inc. Intel","year":"2015","unstructured":"Intel Inc.2015. Intel Acquisition of Altera. Retrieved April 05, 2023 from https:\/\/newsroom.intel.com\/press-kits\/intel-acquisition-of-altera\/","journal-title":"Retrieved April 05, 2023 from https:\/\/newsroom.intel.com\/press-kits\/intel-acquisition-of-altera\/"},{"key":"e_1_3_2_44_2","article-title":"Integrated Circuit Market Size, Share and Impact of COVID-19","author":"Insights Fortune Business","year":"2022","unstructured":"Fortune Business Insights. 2022. Integrated Circuit Market Size, Share and Impact of COVID-19. Retrieved January 10, 2022 from https:\/\/www.fortunebusinessinsights.com\/integrated-circuit-market-106522","journal-title":"Retrieved January 10, 2022 from https:\/\/www.fortunebusinessinsights.com\/integrated-circuit-market-106522"},{"key":"e_1_3_2_45_2","article-title":"Intel Arria 10 Device Overview","author":"Inc. Intel","year":"2015","unstructured":"Intel Inc.2015. Intel Arria 10 Device Overview. Retrieved April 22, 2022 from https:\/\/www.intel.com\/content\/www\/us\/en\/docs\/programmable\/683332\/current\/device-overview.html","journal-title":"Retrieved April 22, 2022 from https:\/\/www.intel.com\/content\/www\/us\/en\/docs\/programmable\/683332\/current\/device-overview.html"},{"issue":"8","key":"e_1_3_2_46_2","doi-asserted-by":"crossref","first-page":"1607","DOI":"10.1109\/TCAD.2019.2925387","article-title":"Characterization of in-cone logic locking resiliency against the SAT attack","volume":"39","author":"Juretus Kyle","year":"2020","unstructured":"Kyle Juretus and Ioannis Savidis. 2020. Characterization of in-cone logic locking resiliency against the SAT attack. IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems 39, 8 (2020), 1607\u20131620.","journal-title":"IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems"},{"issue":"1","key":"e_1_3_2_47_2","doi-asserted-by":"crossref","first-page":"38","DOI":"10.1109\/TCAD.2020.2988629","article-title":"Increased output corruption and structural attack resilience for SAT attack secure logic locking","volume":"40","author":"Juretus Kyle","year":"2021","unstructured":"Kyle Juretus and Ioannis Savidis. 2021. Increased output corruption and structural attack resilience for SAT attack secure logic locking. IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems 40, 1 (2021), 38\u201351.","journal-title":"IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems"},{"issue":"1","key":"e_1_3_2_48_2","doi-asserted-by":"crossref","first-page":"11","DOI":"10.1109\/TCAD.2020.2994259","article-title":"Synthesis of hidden state transitions for sequential logic locking","volume":"40","author":"Juretus Kyle","year":"2021","unstructured":"Kyle Juretus and Ioannis Savidis. 2021. Synthesis of hidden state transitions for sequential logic locking. IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems 40, 1 (2021), 11\u201323.","journal-title":"IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems"},{"key":"e_1_3_2_49_2","article-title":"History of the FPGA","author":"Kaitlyn Franz","year":"2021","unstructured":"Franz Kaitlyn. 2021. History of the FPGA. Retrieved April 24, 2023 from https:\/\/digilent.com\/blog\/history-of-the-fpga\/","journal-title":"Retrieved April 24, 2023 from https:\/\/digilent.com\/blog\/history-of-the-fpga\/"},{"issue":"10","key":"e_1_3_2_50_2","doi-asserted-by":"crossref","first-page":"39","DOI":"10.1109\/MC.2010.299","article-title":"Trustworthy hardware: Identifying and classifying hardware Trojans","volume":"43","author":"Karri Ramesh","year":"2010","unstructured":"Ramesh Karri, Jeyavijayan Rajendran, Kurt Rosenfeld, and Mohammad Tehranipoor. 2010. Trustworthy hardware: Identifying and classifying hardware Trojans. Computer 43, 10 (2010), 39\u201346.","journal-title":"Computer"},{"issue":"3","key":"e_1_3_2_51_2","doi-asserted-by":"crossref","first-page":"1","DOI":"10.1145\/2629610","article-title":"Ulp-srp: Ultra low-power Samsung reconfigurable processor for biomedical applications","volume":"7","author":"Kim Changmoo","year":"2014","unstructured":"Changmoo Kim, Mookyoung Chung, Yeongon Cho, Mario Konijnenburg, Soojung Ryu, and Jeongwook Kim. 2014. Ulp-srp: Ultra low-power Samsung reconfigurable processor for biomedical applications. ACM Transactions on Reconfigurable Technology and Systems 7, 3 (2014), 1\u201315.","journal-title":"ACM Transactions on Reconfigurable Technology and Systems"},{"key":"e_1_3_2_52_2","first-page":"1","volume-title":"Proceedings of the ARCS 2012","author":"Koch Dirk","year":"2012","unstructured":"Dirk Koch, Jim Torresen, Christian Beckhoff, Daniel Ziener, Christopher Dennl, Volker Breuer, J\u00fcrgen Teich, Michael Feilen, and Walter Stechele. 2012. Partial reconfiguration on FPGAs in practice\u2014Tools and applications. In Proceedings of the ARCS 2012. 1\u201312."},{"key":"e_1_3_2_53_2","doi-asserted-by":"crossref","first-page":"78","DOI":"10.1007\/11554578_3","volume-title":"Proceedings of the Foundations of Security Analysis and Design III: FOSAD 2004\/2005 Tutorial Lectures","author":"Koeune Fran\u00e7ois","year":"2005","unstructured":"Fran\u00e7ois Koeune and Fran\u00e7ois-Xavier Standaert. 2005. A tutorial on physical security and side-channel attacks. In Proceedings of the Foundations of Security Analysis and Design III: FOSAD 2004\/2005 Tutorial Lectures. Alessandro Aldini, Roberto Gorrieri, and Fabio Martinelli (Eds.), Springer, Berlin,78\u2013108."},{"key":"e_1_3_2_54_2","first-page":"1","volume-title":"Proceedings of the 2019 IEEE\/ACM International Conference on Computer-Aided Design (ICCAD\u201919)","author":"Kolhe Gaurav","year":"2019","unstructured":"Gaurav Kolhe, Hadi Mardani Kamali, Miklesh Naicker, Tyler David Sheaves, Hamid Mahmoodi, P. D. Sai Manoj, Houman Homayoun, Setareh Rafatirad, and Avesta Sasan. 2019. Security and complexity analysis of LUT-based obfuscation: From blueprint to reality. In Proceedings of the 2019 IEEE\/ACM International Conference on Computer-Aided Design (ICCAD\u201919). 1\u20138."},{"key":"e_1_3_2_55_2","doi-asserted-by":"crossref","first-page":"477","DOI":"10.1145\/3299874.3319496","volume-title":"Proceedings of the 2019 on Great Lakes Symposium on VLSI","author":"Kolhe Gaurav","year":"2019","unstructured":"Gaurav Kolhe, Sai Manoj P. D., Setareh Rafatirad, Hamid Mahmoodi, Avesta Sasan, and Houman Homayoun. 2019. On custom LUT-based obfuscation. In Proceedings of the 2019 on Great Lakes Symposium on VLSI. Association for Computing Machinery, 477\u2013482."},{"key":"e_1_3_2_56_2","doi-asserted-by":"crossref","first-page":"229","DOI":"10.1109\/DAC18074.2021.9586242","volume-title":"Proceedings of the 2021 58th ACM\/IEEE Design Automation Conference (DAC\u201921)","author":"Kolhe Gaurav","year":"2021","unstructured":"Gaurav Kolhe, Soheil Salehi, Tyler David Sheaves, Houman Homayoun, Setareh Rafatirad, Manoj P. D. Sai, and Avesta Sasan. 2021. Securing hardware via dynamic obfuscation utilizing reconfigurable interconnect and logic blocks. In Proceedings of the 2021 58th ACM\/IEEE Design Automation Conference (DAC\u201921). IEEE, 229\u2013234."},{"key":"e_1_3_2_57_2","doi-asserted-by":"crossref","first-page":"1189","DOI":"10.1145\/3489517.3530606","volume-title":"Proceedings of the 59th ACM\/IEEE Design Automation Conference","author":"Kolhe Gaurav","year":"2022","unstructured":"Gaurav Kolhe, Tyler Sheaves, Kevin Immanuel Gubbi, Tejas Kadale, Setareh Rafatirad, Sai Manoj P. D., Avesta Sasan, Hamid Mahmoodi, and Houman Homayoun. 2022. Silicon validation of LUT-based logic-locked IP cores. In Proceedings of the 59th ACM\/IEEE Design Automation Conference. 1189\u20131194."},{"key":"e_1_3_2_58_2","doi-asserted-by":"crossref","first-page":"85","DOI":"10.1145\/3489517.3530414","volume-title":"Proceedings of the 59th ACM\/IEEE Design Automation Conference","author":"Kolhe Gaurav","year":"2022","unstructured":"Gaurav Kolhe, Tyler Sheaves, Kevin Immanuel Gubbi, Soheil Salehi, Setareh Rafatirad, Sai Manoj P. D., Avesta Sasan, and Houman Homayoun. 2022. LOCK&ROLL: Deep-learning power side-channel attack mitigation using emerging reconfigurable devices and logic locking. In Proceedings of the 59th ACM\/IEEE Design Automation Conference. 85\u201390."},{"issue":"6","key":"e_1_3_2_59_2","first-page":"56","article-title":"Breaking the design and security tradeoff of look-up-table\u2013based obfuscation","volume":"27","author":"Kolhe Gaurav","year":"2022","unstructured":"Gaurav Kolhe, Tyler David Sheaves, Sai Manoj P. D., Hamid Mahmoodi, Setareh Rafatirad, Avesta Sasan, and Houman Homayoun. 2022. Breaking the design and security tradeoff of look-up-table\u2013based obfuscation. ACM Transactions on Design Automation of Electronic Systems 27, 6, Article 56 (2022), 29 pages.","journal-title":"ACM Transactions on Design Automation of Electronic Systems"},{"key":"e_1_3_2_60_2","doi-asserted-by":"crossref","first-page":"449","DOI":"10.1145\/1973009.1973110","volume-title":"Proceedings of the 21st Edition of the Great Lakes Symposium on Great Lakes Symposium on VLSI","author":"Koushanfar Farinaz","year":"2011","unstructured":"Farinaz Koushanfar. 2011. Integrated circuits metering for piracy protection and digital rights management: An overview. In Proceedings of the 21st Edition of the Great Lakes Symposium on Great Lakes Symposium on VLSI. 449\u2013454."},{"issue":"8","key":"e_1_3_2_61_2","doi-asserted-by":"crossref","first-page":"1399","DOI":"10.1109\/TCAD.2017.2750088","article-title":"Provably secure camouflaging strategy for IC protection","volume":"38","author":"Li Meng","year":"2019","unstructured":"Meng Li, Kaveh Shamsi, Travis Meade, Zheng Zhao, Bei Yu, Yier Jin, and David Z. Pan. 2019. Provably secure camouflaging strategy for IC protection. IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems 38, 8 (2019), 1399\u20131412.","journal-title":"IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems"},{"key":"e_1_3_2_62_2","first-page":"445","volume-title":"Proceedings of the 2009 3rd International Symposium on Intelligent Information Technology Application","author":"Lie Wang","year":"2009","unstructured":"Wang Lie and Wu Feng-yan. 2009. Dynamic partial reconfiguration in FPGAs. In Proceedings of the 2009 3rd International Symposium on Intelligent Information Technology Application. 445\u2013448."},{"key":"e_1_3_2_63_2","first-page":"270","volume-title":"Proceedings of the 2021 Design, Automation and Test in Europe Conference and Exhibition (DATE\u201920)","author":"Limaye Nimisha","year":"2020","unstructured":"Nimisha Limaye and Ozgur Sinanoglu. 2020. DynUnlock: Unlocking scan chains obfuscated using dynamic keys. In Proceedings of the 2021 Design, Automation and Test in Europe Conference and Exhibition (DATE\u201920). 270\u2013273."},{"key":"e_1_3_2_64_2","first-page":"1","volume-title":"Proceedings of the 2014 Design, Automation and Test in Europe Conference and Exhibition (DATE\u201914)","author":"Liu Bao","year":"2014","unstructured":"Bao Liu and Brandon Wang. 2014. Embedded reconfigurable logic for ASIC design obfuscation against supply chain attacks. In Proceedings of the 2014 Design, Automation and Test in Europe Conference and Exhibition (DATE\u201914). 1\u20136."},{"key":"e_1_3_2_65_2","doi-asserted-by":"crossref","first-page":"405","DOI":"10.1109\/ISVLSI.2018.00080","volume-title":"Proceedings of the 2018 IEEE Computer Society Annual Symposium on VLSI (ISVLSI\u201918)","author":"Kamali Hadi Mardani","year":"2018","unstructured":"Hadi Mardani Kamali, Kimia Zamiri Azar, Kris Gaj, Houman Homayoun, and Avesta Sasan. 2018. LUT-Lock: A novel LUT-based logic obfuscation for FPGA-Bitstream and ASIC-hardware protection. In Proceedings of the 2018 IEEE Computer Society Annual Symposium on VLSI (ISVLSI\u201918). 405\u2013410."},{"key":"e_1_3_2_66_2","article-title":"Supply Chain Threats Against Integrated Circuits","author":"Matthew Areno","year":"2020","unstructured":"Areno Matthew. 2020. Supply Chain Threats Against Integrated Circuits. Retrieved April 10, 2023 from https:\/\/www.intel.com\/content\/dam\/www\/public\/us\/en\/documents\/white-papers\/supply-chain-threats-v1.pdf","journal-title":"Retrieved April 10, 2023 from https:\/\/www.intel.com\/content\/dam\/www\/public\/us\/en\/documents\/white-papers\/supply-chain-threats-v1.pdf"},{"key":"e_1_3_2_67_2","article-title":"Embedded FPGA IP","year":"2022","unstructured":"Menta. 2022. Embedded FPGA IP. Retrieved April 12, 2023 from https:\/\/www.menta-efpga.com\/","journal-title":"Retrieved April 12, 2023 from https:\/\/www.menta-efpga.com\/"},{"key":"e_1_3_2_68_2","doi-asserted-by":"crossref","first-page":"1186","DOI":"10.23919\/DATE51398.2021.9473910","volume-title":"Proceedings of the 2021 Design, Automation and Test in Europe Conference and Exhibition (DATE\u201921)","author":"Mohan Prashanth","year":"2021","unstructured":"Prashanth Mohan, Oguz Atli, Joseph Sweeney, Onur Kibar, Larry Pileggi, and Ken Mai. 2021. Hardware redaction via designer-directed fine-grained eFPGA insertion. In Proceedings of the 2021 Design, Automation and Test in Europe Conference and Exhibition (DATE\u201921). IEEE, 1186\u20131191."},{"key":"e_1_3_2_69_2","doi-asserted-by":"crossref","first-page":"97","DOI":"10.23919\/DATE.2018.8341986","volume-title":"Proceedings of the 2018 Design, Automation, and Test in Europe Conference and Exhibition (DATE\u201918)","author":"Patnaik Satwik","year":"2018","unstructured":"Satwik Patnaik, Nikhil Rangarajan, Johann Knechtel, Ozgur Sinanoglu, and Shaloo Rakheja. 2018. Advancing hardware security using polymorphic and stochastic spin-hall effect devices. In Proceedings of the 2018 Design, Automation, and Test in Europe Conference and Exhibition (DATE\u201918). IEEE, 97\u2013102."},{"key":"e_1_3_2_70_2","doi-asserted-by":"publisher","unstructured":"T. D. Perez and S. Pagliarini. 2020. A survey on split manufacturing: Attacks defenses and challenges. In IEEE Access 8 (2020) 184013\u2013184035. DOI:10.1109\/ACCESS.2020.3029339","DOI":"10.1109\/ACCESS.2020.3029339"},{"key":"e_1_3_2_71_2","doi-asserted-by":"publisher","unstructured":"T. D. Perez and S. Pagliarini. 2023. Hardware trojan insertion in finalized layouts: From methodology to a silicon demonstration. In IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems 42 7 (2023) 2094\u20132107. DOI:10.1109\/TCAD.2022.3223846","DOI":"10.1109\/TCAD.2022.3223846"},{"key":"e_1_3_2_72_2","article-title":"eFPGA IP 2.0\u2014Enabling Mass Customization with FPGA Technology","year":"2022","unstructured":"QuickLogic. 2022. eFPGA IP 2.0\u2014Enabling Mass Customization with FPGA Technology. Retrieved April 17, 2023 from https:\/\/www.quicklogic.com\/products\/efpga\/efpga-ip2\/","journal-title":"Retrieved April 17, 2023 from https:\/\/www.quicklogic.com\/products\/efpga\/efpga-ip2\/"},{"key":"e_1_3_2_73_2","article-title":"eFPGA Experts with a Proven Methodology to Build Working Solutions","year":"2023","unstructured":"QuickLogic. 2023. eFPGA Experts with a Proven Methodology to Build Working Solutions. Retrieved March 15, 2023 from https:\/\/www.quicklogic.com\/products\/efpga\/efpgas-our-advantage\/","journal-title":"Retrieved March 15, 2023 from https:\/\/www.quicklogic.com\/products\/efpga\/efpgas-our-advantage\/"},{"key":"e_1_3_2_74_2","doi-asserted-by":"crossref","first-page":"154","DOI":"10.1109\/HOST45689.2020.9300272","volume-title":"Proceedings of the 2020 IEEE International Symposium on Hardware Oriented Security and Trust (HOST\u201920)","author":"Rajarathnam Rachel Selina","year":"2020","unstructured":"Rachel Selina Rajarathnam, Yibo Lin, Yier Jin, and David Z. Pan. 2020. ReGDS: A reverse engineering framework from GDSII to gate-level netlist. In Proceedings of the 2020 IEEE International Symposium on Hardware Oriented Security and Trust (HOST\u201920). 154\u2013163."},{"key":"e_1_3_2_75_2","first-page":"1259","volume-title":"Proceedings of the 2013 Design, Automation and Test in Europe Conference and Exhibition (DATE\u201913)","author":"Rajendran Jeyavijayan","year":"2013","unstructured":"Jeyavijayan Rajendran, Ozgur Sinanoglu, and Ramesh Karri. 2013. Is split manufacturing secure?. In Proceedings of the 2013 Design, Automation and Test in Europe Conference and Exhibition (DATE\u201913). 1259\u20131264."},{"key":"e_1_3_2_76_2","article-title":"CSAW\u201921 Logic Locking","author":"Ramesh Karri","year":"2023","unstructured":"Karri Ramesh, B. Tan, L. Collini, and Thalakkattu Moosa A. Khader. 2023. CSAW\u201921 Logic Locking. Retrieved January 27, 2022 from https:\/\/www.csaw.io\/logic-locking","journal-title":"Retrieved January 27, 2022 from https:\/\/www.csaw.io\/logic-locking"},{"key":"e_1_3_2_77_2","doi-asserted-by":"publisher","unstructured":"N. Rangarajan S. Patnaik J. Knechtel R. Karri O. Sinanoglu and S. Rakheja. 2022. Opening the doors to dynamic camouflaging: Harnessing the power of polymorphic devices. In IEEE Transactions on Emerging Topics in Computing 10 1 (2022) 137\u2013156. DOI:10.1109\/TETC.2020.2991134","DOI":"10.1109\/TETC.2020.2991134"},{"key":"e_1_3_2_78_2","article-title":"Stream Transpose Processor","author":"Electronics Renesas","year":"2020","unstructured":"Renesas Electronics. 2020. Stream Transpose Processor. Retrieved May 02, 2022 from https:\/\/www.renesas.com\/us\/en\/products\/power-management\/pmic\/stp-engine.html","journal-title":"Retrieved May 02, 2022 from https:\/\/www.renesas.com\/us\/en\/products\/power-management\/pmic\/stp-engine.html"},{"key":"e_1_3_2_79_2","first-page":"1","volume-title":"Proceedings of the 2022 IEEE\/ACM International Conference On Computer Aided Design (ICCAD\u201922)","author":"Rezaei Amin","year":"2022","unstructured":"Amin Rezaei, Raheel Afsharmazayejani, and Jordan Maynard. 2022. Evaluating the security of eFPGA-based redaction algorithms. In Proceedings of the 2022 IEEE\/ACM International Conference On Computer Aided Design (ICCAD\u201922). 1\u20137."},{"key":"e_1_3_2_80_2","article-title":"The Radical Future of NVM","author":"Richard Campbell","year":"2023","unstructured":"Campbell Richard. 2023. The Radical Future of NVM. Retrieved February 27, 2023 from https:\/\/dl.acm.org\/doi\/fullHtml\/10.5555\/2380096.2380099","journal-title":"Retrieved February 27, 2023 from https:\/\/dl.acm.org\/doi\/fullHtml\/10.5555\/2380096.2380099"},{"issue":"8","key":"e_1_3_2_81_2","doi-asserted-by":"crossref","first-page":"1283","DOI":"10.1109\/JPROC.2014.2335155","article-title":"A primer on hardware security: Models, methods, and metrics","volume":"102","author":"Rostami Masoud","year":"2014","unstructured":"Masoud Rostami, Farinaz Koushanfar, and Ramesh Karri. 2014. A primer on hardware security: Models, methods, and metrics. Proceedings of the IEEE 102, 8 (2014), 1283\u20131295.","journal-title":"Proceedings of the IEEE"},{"key":"e_1_3_2_82_2","first-page":"1069","volume-title":"Proceedings of the 2008 Design, Automation and Test in Europe","author":"Roy Jarrod A.","year":"2008","unstructured":"Jarrod A. Roy, Farinaz Koushanfar, and Igor L. Markov. 2008. EPIC: Ending piracy of integrated circuits. In Proceedings of the 2008 Design, Automation and Test in Europe. 1069\u20131074."},{"key":"e_1_3_2_83_2","first-page":"1","volume-title":"Proceedings of the 2022 IEEE 15th Dallas Circuit And System Conference (DCAS\u201922)","author":"Sathe Chaitali","year":"2022","unstructured":"Chaitali Sathe, Yiorgos Makris, and Benjamin Carrion Schafer. 2022. Investigating the effect of different eFPGAs fabrics on logic locking through HW redaction. In Proceedings of the 2022 IEEE 15th Dallas Circuit And System Conference (DCAS\u201922). IEEE, 1\u20136."},{"key":"e_1_3_2_84_2","article-title":"Big Trouble at 3nm","author":"Engineering Semiconductor","year":"2018","unstructured":"Semiconductor Engineering. 2018. Big Trouble at 3nm. Retrieved December 15, 2023 from https:\/\/semiengineering.com\/big-trouble-at-3nm\/","journal-title":"Retrieved December 15, 2023 from https:\/\/semiengineering.com\/big-trouble-at-3nm\/"},{"key":"e_1_3_2_85_2","first-page":"1","volume-title":"Proceedings of the 2020 IEEE 38th VLSI Test Symposium (VTS\u201920)","author":"Shihab Mustafa Munawar","year":"2020","unstructured":"Mustafa Munawar Shihab, Bharath Ramanidharan, Suraag Sunil Tellakula, Gaurav Rajavendra Reddy, Jingxian Tian, Carl Sechen, and Yiorgos Makris. 2020. ATTEST: Application-agnostic testing of a novel transistor-level programmable fabric. In Proceedings of the 2020 IEEE 38th VLSI Test Symposium (VTS\u201920). 1\u20136."},{"key":"e_1_3_2_86_2","doi-asserted-by":"crossref","first-page":"528","DOI":"10.23919\/DATE.2019.8714856","volume-title":"Proceedings of the 2019 Design, Automation and Test in Europe Conference and Exhibition (DATE\u201919)","author":"Shihab Mustafa Munawar","year":"2019","unstructured":"Mustafa Munawar Shihab, Jingxiang Tian, Gaurav Rajavendra Reddy, Bo Hu, William Swartz, Benjamin Carrion Schaefer, Carl Sechen, and Yiorgos Makris. 2019. Design obfuscation through selective post-fabrication transistor-level programming. In Proceedings of the 2019 Design, Automation and Test in Europe Conference and Exhibition (DATE\u201919). 528\u2013533. DOI:DOI:10.23919\/DATE.2019.8714856"},{"issue":"5","key":"e_1_3_2_87_2","doi-asserted-by":"crossref","first-page":"465","DOI":"10.1109\/12.859540","article-title":"MorphoSys: An integrated reconfigurable system for data-parallel and computation-intensive applications","volume":"49","author":"Singh Hartej","year":"2000","unstructured":"Hartej Singh, Ming-Hau Lee, Guangming Lu, Fadi J. Kurdahi, Nader Bagherzadeh, and Eliseu M. Chaves Filho. 2000. MorphoSys: An integrated reconfigurable system for data-parallel and computation-intensive applications. IEEE Transactions on Computers 49, 5 (2000), 465\u2013481.","journal-title":"IEEE Transactions on Computers"},{"key":"e_1_3_2_88_2","article-title":"How Application-specific Integrated Circuits are Powering the Future of IT Today","author":"Stephen Watts","year":"2018","unstructured":"Watts Stephen. 2018. How Application-specific Integrated Circuits are Powering the Future of IT Today. Retrieved March 09, 2023 from https:\/\/www.cio.com\/article\/228545\/how-application-specific-integrated-circuits-are-powering-the-future-of-it-today.html","journal-title":"Retrieved March 09, 2023 from https:\/\/www.cio.com\/article\/228545\/how-application-specific-integrated-circuits-are-powering-the-future-of-it-today.html"},{"key":"e_1_3_2_89_2","doi-asserted-by":"crossref","first-page":"137","DOI":"10.1109\/HST.2015.7140252","volume-title":"Proceedings of the 2015 IEEE International Symposium on Hardware Oriented Security and Trust (HOST\u201915)","author":"Subramanyan Pramod","year":"2015","unstructured":"Pramod Subramanyan, Sayak Ray, and Sharad Malik. 2015. Evaluating the security of logic encryption algorithms. In Proceedings of the 2015 IEEE International Symposium on Hardware Oriented Security and Trust (HOST\u201915). 137\u2013143."},{"key":"e_1_3_2_90_2","doi-asserted-by":"crossref","first-page":"212","DOI":"10.1145\/3289602.3293908","volume-title":"Proceedings of the 2019 ACM\/SIGDA International Symposium on Field-Programmable Gate Arrays (FPGA \u201919)","author":"Swarbrick Ian","year":"2019","unstructured":"Ian Swarbrick, Dinesh Gaitonde, Sagheer Ahmad, Brian Gaide, and Ygal Arbel. 2019. Network-on-chip programmable platform in versal ACAP architecture. In Proceedings of the 2019 ACM\/SIGDA International Symposium on Field-Programmable Gate Arrays (FPGA \u201919). 212\u2013221."},{"key":"e_1_3_2_91_2","doi-asserted-by":"crossref","first-page":"132","DOI":"10.1109\/HOST45689.2020.9300256","volume-title":"Proceedings of the 2020 IEEE International Symposium on Hardware Oriented Security and Trust (HOST\u201920)","author":"Sweeney Joseph","year":"2020","unstructured":"Joseph Sweeney, V. Mohammed Zackriya, Samuel Pagliarini, and Lawrence Pileggi. 2020. Latch-based logic locking. In Proceedings of the 2020 IEEE International Symposium on Hardware Oriented Security and Trust (HOST\u201920). 132\u2013141."},{"issue":"3","key":"e_1_3_2_92_2","doi-asserted-by":"crossref","first-page":"219","DOI":"10.1007\/s41635-018-0046-1","article-title":"Survey of microarchitectural side and covert channels, attacks, and defenses","volume":"3","author":"Szefer Jakub","year":"2019","unstructured":"Jakub Szefer. 2019. Survey of microarchitectural side and covert channels, attacks, and defenses. Journal of Hardware and Systems Security 3, 3(2019), 219\u2013234.","journal-title":"Journal of Hardware and Systems Security"},{"key":"e_1_3_2_93_2","doi-asserted-by":"crossref","first-page":"246","DOI":"10.1109\/DATE.2004.1268856","volume-title":"Proceedings of the Design, Automation and Test in Europe Conference and Exhibition","author":"Tiri Kris","year":"2004","unstructured":"Kris Tiri and Ingrid Verbauwhede. 2004. A logic level design methodology for a secure DPA resistant ASIC or FPGA implementation. In Proceedings of the Design, Automation and Test in Europe Conference and Exhibition, . 246\u2013251."},{"key":"e_1_3_2_94_2","doi-asserted-by":"crossref","unstructured":"Chiara Muscari Tomajoli Luca Collini Jitendra Bhandari Abdul Khader Thalakkattu Moosa Benjamin Tan Xifan Tang Pierre-Emmanuel Gaillardon Ramesh Karri and Christian Pilato. 2022. ALICE: An automatic design flow for eFPGA redaction. In Proceedings of the 59th ACM\/IEEE Design Automation Conference. 781\u2013786.","DOI":"10.1145\/3489517.3530543"},{"key":"e_1_3_2_95_2","doi-asserted-by":"crossref","first-page":"363","DOI":"10.1007\/978-3-642-04138-9_26","volume-title":"Proceedings of the Cryptographic Hardware and Embedded Systems\u2014CHES 2009","author":"Torrance Randy","year":"2009","unstructured":"Randy Torrance and Dick James. 2009. The state-of-the-art in IC reverse engineering. In Proceedings of the Cryptographic Hardware and Embedded Systems\u2014CHES 2009. Christophe Clavier and Kris Gaj (Eds.), Springer, Berlin, 363\u2013381."},{"key":"e_1_3_2_96_2","first-page":"333","volume-title":"Proceedings of the 2011 48th ACM\/EDAC\/IEEE Design Automation Conference (DAC\u201911)","author":"Torrance Randy","year":"2011","unstructured":"Randy Torrance and Dick James. 2011. The state-of-the-art in semiconductor reverse engineering. In Proceedings of the 2011 48th ACM\/EDAC\/IEEE Design Automation Conference (DAC\u201911). 333\u2013338."},{"key":"e_1_3_2_97_2","first-page":"12","volume-title":"Proceedings of the ESSCIRC \u201995: 21st European Solid-State Circuits Conference","author":"Trimberger Stephen","year":"1995","unstructured":"Stephen Trimberger. 1995. FPGA technology: Past, present and future. In Proceedings of the ESSCIRC \u201995: 21st European Solid-State Circuits Conference. 12\u201315."},{"issue":"3","key":"e_1_3_2_98_2","doi-asserted-by":"crossref","first-page":"318","DOI":"10.1109\/JPROC.2015.2392104","article-title":"Three ages of FPGAs: A retrospective on the first thirty years of FPGA technology","volume":"103","author":"Trimberger Stephen M.","year":"2015","unstructured":"Stephen M. Trimberger. 2015. Three ages of FPGAs: A retrospective on the first thirty years of FPGA technology. Proceedings of the IEEE 103, 3 (2015), 318\u2013331.","journal-title":"Proceedings of the IEEE"},{"issue":"5","key":"e_1_3_2_99_2","doi-asserted-by":"crossref","first-page":"63","DOI":"10.1109\/MDAT.2017.2729398","article-title":"Probing attacks on integrated circuits: Challenges and research opportunities","volume":"34","author":"Wang Huanyu","year":"2017","unstructured":"Huanyu Wang, Domenic Forte, Mark M. Tehranipoor, and Qihang Shi. 2017. Probing attacks on integrated circuits: Challenges and research opportunities. IEEE Design and Test 34, 5 (2017), 63\u201371.","journal-title":"IEEE Design and Test"},{"key":"e_1_3_2_100_2","first-page":"1","volume-title":"Proceedings of the 53rd Annual Design Automation Conference","author":"Winograd Theodore","year":"2016","unstructured":"Theodore Winograd, Hassan Salmani, Hamid Mahmoodi, Kris Gaj, and Houman Homayoun. 2016. Hybrid STT-CMOS designs for reverse-engineering prevention. In Proceedings of the 53rd Annual Design Automation Conference. 1\u20136."},{"key":"e_1_3_2_101_2","first-page":"1","volume-title":"Proceedings of the 2017 54th ACM\/EDAC\/IEEE Design Automation Conference (DAC\u201917)","author":"Xie Yang","year":"2017","unstructured":"Yang Xie and Ankur Srivastava. 2017. Delay locking: Security enhancement of logic locking against IC counterfeiting and overproduction. In Proceedings of the 2017 54th ACM\/EDAC\/IEEE Design Automation Conference (DAC\u201917). 1\u20136."},{"key":"e_1_3_2_102_2","article-title":"Xilinx Ships Over 10 Million Platform Flash Memory Devices","year":"2006","unstructured":"Xilinx. 2006. Xilinx Ships Over 10 Million Platform Flash Memory Devices. Retrieved February 10, 2023 from https:\/\/www.design-reuse.com\/news\/13990\/xilinx-10-million-platform-flash-memory-devices.html","journal-title":"Retrieved February 10, 2023 from https:\/\/www.design-reuse.com\/news\/13990\/xilinx-10-million-platform-flash-memory-devices.html"},{"key":"e_1_3_2_103_2","article-title":"Xilinx Shatters Record with World\u2019s Highest Capacity FPGA: Virtex-7 2000T","year":"2011","unstructured":"Xilinx. 2011. Xilinx Shatters Record with World\u2019s Highest Capacity FPGA: Virtex-7 2000T. Retrieved March 10, 2023 from https:\/\/www.vlsiencyclopedia.com\/2011\/10\/xilinx-shatters-record-with-world.html","journal-title":"Retrieved March 10, 2023 from https:\/\/www.vlsiencyclopedia.com\/2011\/10\/xilinx-shatters-record-with-world.html"},{"key":"e_1_3_2_104_2","article-title":"Virtex-5 Family Overview","author":"Inc. Xilinx","year":"2015","unstructured":"Xilinx Inc.2015. Virtex-5 Family Overview. Retrieved September 20, 2022 from https:\/\/docs.xilinx.com\/v\/u\/en-US\/ds100","journal-title":"Retrieved September 20, 2022 from https:\/\/docs.xilinx.com\/v\/u\/en-US\/ds100"},{"key":"e_1_3_2_105_2","article-title":"Virtex-6 Family Overview","author":"Inc. Xilinx","year":"2015","unstructured":"Xilinx Inc.2015. Virtex-6 Family Overview. Retrieved September 21, 2022 from https:\/\/docs.xilinx.com\/v\/u\/en-US\/ds150","journal-title":"Retrieved September 21, 2022 from https:\/\/docs.xilinx.com\/v\/u\/en-US\/ds150"},{"key":"e_1_3_2_106_2","article-title":"Zynq UltraScale+ MPSoC Data Sheet","author":"Inc. Xilinx","year":"2022","unstructured":"Xilinx Inc.2022. Zynq UltraScale+ MPSoC Data Sheet. Retrieved February 20, 2023 from https:\/\/www.xilinx.com\/content\/dam\/xilinx\/support\/documents\/data_sheets\/ds891-zynq-ultrascale-plus-overview.pdf","journal-title":"Retrieved February 20, 2023 from https:\/\/www.xilinx.com\/content\/dam\/xilinx\/support\/documents\/data_sheets\/ds891-zynq-ultrascale-plus-overview.pdf"},{"key":"e_1_3_2_107_2","doi-asserted-by":"crossref","first-page":"339","DOI":"10.1109\/TEST.2004.1386969","volume-title":"Proceedings of the 2004 International Conference on Test","author":"Yang Bo","year":"2004","unstructured":"Bo Yang, Kaijie Wu, and Ramesh Karri. 2004. Scan based side channel attack on dedicated hardware implementations of data encryption standard. In Proceedings of the 2004 International Conference on Test. 339\u2013344."},{"issue":"1","key":"e_1_3_2_108_2","doi-asserted-by":"crossref","first-page":"57","DOI":"10.1109\/TCAD.2018.2802870","article-title":"Exploiting spin-orbit torque devices as reconfigurable logic for circuit obfuscation","volume":"38","author":"Yang Jianlei","year":"2018","unstructured":"Jianlei Yang, Xueyan Wang, Qiang Zhou, Zhaohao Wang, Hai Li, Yiran Chen, and Weisheng Zhao. 2018. Exploiting spin-orbit torque devices as reconfigurable logic for circuit obfuscation. IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems 38, 1 (2018), 57\u201369.","journal-title":"IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems"},{"issue":"2","key":"e_1_3_2_109_2","doi-asserted-by":"crossref","first-page":"517","DOI":"10.1109\/TETC.2017.2740364","article-title":"Removal attacks on logic locking and camouflaging techniques","volume":"8","author":"Yasin Muhammad","year":"2020","unstructured":"Muhammad Yasin, Bodhisatwa Mazumdar, Ozgur Sinanoglu, and Jeyavijayan Rajendran. 2020. Removal attacks on logic locking and camouflaging techniques. IEEE Transactions on Emerging Topics in Computing 8, 2 (2020), 517\u2013532.","journal-title":"IEEE Transactions on Emerging Topics in Computing"},{"key":"e_1_3_2_110_2","volume-title":"Trustworthy Hardware Design: Combinational Logic Locking Techniques","author":"Yasin Muhammad","year":"2019","unstructured":"Muhammad Yasin, Jeyavijayan Rajendran, and Ozgur Sinanoglu. 2019. Trustworthy Hardware Design: Combinational Logic Locking Techniques. Springer, Cham."},{"key":"e_1_3_2_111_2","doi-asserted-by":"crossref","first-page":"1601","DOI":"10.1145\/3133956.3133985","volume-title":"Proceedings of the 2017 ACM SIGSAC Conference on Computer and Communications Security","author":"Yasin Muhammad","year":"2017","unstructured":"Muhammad Yasin, Abhrajit Sengupta, Mohammed Thari Nabeel, Mohammed Ashraf, Jeyavijayan (JV) Rajendran, and Ozgur Sinanoglu. 2017. Provably-secure logic locking: From theory to practice. In Proceedings of the 2017 ACM SIGSAC Conference on Computer and Communications Security. 1601\u20131618."},{"key":"e_1_3_2_112_2","first-page":"1","volume-title":"Proceedings of the 2017 IFIP\/IEEE International Conference on Very Large Scale Integration (VLSI-SoC\u201917)","author":"Yasin Muhammad","year":"2017","unstructured":"Muhammad Yasin and Ozgur Sinanoglu. 2017. Evolution of logic locking. In Proceedings of the 2017 IFIP\/IEEE International Conference on Very Large Scale Integration (VLSI-SoC\u201917). 1\u20136."},{"key":"e_1_3_2_113_2","doi-asserted-by":"crossref","first-page":"471","DOI":"10.1145\/3299874.3319495","volume-title":"Proceedings of the 2019 Great Lakes Symposium on VLSI (GLSVLSI \u201919)","author":"Azar Kimia Zamiri","year":"2019","unstructured":"Kimia Zamiri Azar, Hadi Mardani Kamali, Houman Homayoun, and Avesta Sasan. 2019. Threats on logic locking: A decade later. In Proceedings of the 2019 Great Lakes Symposium on VLSI (GLSVLSI \u201919). 471\u2013476."},{"key":"e_1_3_2_114_2","doi-asserted-by":"crossref","first-page":"68","DOI":"10.1109\/ISSCC.2000.839694","volume-title":"Proceedings of the 2000 IEEE International Solid-State Circuits Conference. Digest of Technical Papers (Cat. No. 00CH37056)","author":"Zhang Hui","year":"2000","unstructured":"Hui Zhang, Vandana Prabhu, Varghese George, Marlene Wan, Martin Benes, Arthur Abnous, and Jan M. Rabaey. 2000. A 1 V heterogeneous reconfigurable processor IC for baseband wireless applications. In Proceedings of the 2000 IEEE International Solid-State Circuits Conference. Digest of Technical Papers (Cat. No. 00CH37056). IEEE, 68\u201369."}],"container-title":["ACM Computing Surveys"],"original-title":[],"language":"en","link":[{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/3677118","content-type":"unspecified","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/dl.acm.org\/doi\/pdf\/10.1145\/3677118","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,6,19]],"date-time":"2025-06-19T00:06:16Z","timestamp":1750291576000},"score":1,"resource":{"primary":{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/3677118"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2024,10,3]]},"references-count":113,"journal-issue":{"issue":"12","published-print":{"date-parts":[[2024,12,31]]}},"alternative-id":["10.1145\/3677118"],"URL":"https:\/\/doi.org\/10.1145\/3677118","relation":{},"ISSN":["0360-0300","1557-7341"],"issn-type":[{"value":"0360-0300","type":"print"},{"value":"1557-7341","type":"electronic"}],"subject":[],"published":{"date-parts":[[2024,10,3]]},"assertion":[{"value":"2023-05-25","order":0,"name":"received","label":"Received","group":{"name":"publication_history","label":"Publication History"}},{"value":"2024-06-28","order":2,"name":"accepted","label":"Accepted","group":{"name":"publication_history","label":"Publication History"}},{"value":"2024-10-03","order":3,"name":"published","label":"Published","group":{"name":"publication_history","label":"Publication History"}}]}}