{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,11,21]],"date-time":"2025-11-21T11:31:49Z","timestamp":1763724709461,"version":"3.41.0"},"reference-count":57,"publisher":"Association for Computing Machinery (ACM)","issue":"3","license":[{"start":{"date-parts":[[2024,9,14]],"date-time":"2024-09-14T00:00:00Z","timestamp":1726272000000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/www.acm.org\/publications\/policies\/copyright_policy#Background"}],"funder":[{"DOI":"10.13039\/501100002858","name":"China Postdoctoral Science Foundation","doi-asserted-by":"crossref","award":["2023M732594"],"award-info":[{"award-number":["2023M732594"]}],"id":[{"id":"10.13039\/501100002858","id-type":"DOI","asserted-by":"crossref"}]},{"name":"Characteristic Innovation Project of Ordinary University in Guangdong Province","award":["2023KTSCX193"],"award-info":[{"award-number":["2023KTSCX193"]}]}],"content-domain":{"domain":["dl.acm.org"],"crossmark-restriction":true},"short-container-title":["ACM Trans. Archit. Code Optim."],"published-print":{"date-parts":[[2024,9,30]]},"abstract":"<jats:p>\n            The verification of hardware design code is a critical aspect in ensuring the quality and reliability of hardware products. Finding bugs in hardware design code is important for hardware development and is frequently considered as a notoriously challenging and time-consuming activity while being an essential aspect of verification. Thus, bug localization techniques that could assist manual debugging have attracted much attention in the hardware community. However, there exists an unpredictable time span between the precise origin of a bug and its detected manifestation in prior work without costly formal verification. Locating the bug responsible for the exposed discrepancy between expected and exhibited design behavior remains a major challenge. In this work, we propose Tartan, a\n            <jats:underline>T<\/jats:underline>\n            ime-\n            <jats:underline>a<\/jats:underline>\n            ware spect\n            <jats:underline>r<\/jats:underline>\n            um-based bug localiza\n            <jats:underline>t<\/jats:underline>\n            ion with d\n            <jats:underline>a<\/jats:underline>\n            ta purificatio\n            <jats:underline>n<\/jats:underline>\n            for hardware design code to address these limitations. Tartan integrates hardware-specific timing information with the spectrum and captures the changes of executed statements when the state of the circuit changes to effectively locate bugs. Further, Tartan purifies the spectrum data from the simulation and evaluates the suspiciousness of the statements in the design to indicate the likelihood of being buggy. To evaluate the effectiveness of Tartan, we conduct large-scale experiments on 69 versions of 15 hardware projects by the state-of-the-art bug localization techniques. The experimental results clearly show that Tartan is statistically more effective than the baselines. It provides a new perspective on hardware design code bug localization and brings fresh insights to the community.\n          <\/jats:p>","DOI":"10.1145\/3678009","type":"journal-article","created":{"date-parts":[[2024,7,12]],"date-time":"2024-07-12T11:11:02Z","timestamp":1720782662000},"page":"1-25","update-policy":"https:\/\/doi.org\/10.1145\/crossmark-policy","source":"Crossref","is-referenced-by-count":2,"title":["Time-Aware Spectrum-Based Bug Localization for Hardware Design Code with Data Purification"],"prefix":"10.1145","volume":"21","author":[{"ORCID":"https:\/\/orcid.org\/0000-0002-6353-8890","authenticated-orcid":false,"given":"Jiang","family":"Wu","sequence":"first","affiliation":[{"name":"National University of Defense Technology, Changsha, China"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"ORCID":"https:\/\/orcid.org\/0000-0003-3243-1019","authenticated-orcid":false,"given":"Zhuo","family":"Zhang","sequence":"additional","affiliation":[{"name":"Xi'an University of Technology, Xi'an, China"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"ORCID":"https:\/\/orcid.org\/0000-0002-8383-1939","authenticated-orcid":false,"given":"Deheng","family":"Yang","sequence":"additional","affiliation":[{"name":"Academy of Military Science of the People's Liberation Army, Beijing, China"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"ORCID":"https:\/\/orcid.org\/0000-0001-7668-0522","authenticated-orcid":false,"given":"Jianjun","family":"Xu","sequence":"additional","affiliation":[{"name":"National University of Defense Technology, Changsha, China"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"ORCID":"https:\/\/orcid.org\/0000-0002-1329-7312","authenticated-orcid":false,"given":"Jiayu","family":"He","sequence":"additional","affiliation":[{"name":"National University of Defense Technology, Changsha, China"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"ORCID":"https:\/\/orcid.org\/0000-0003-4204-7424","authenticated-orcid":false,"given":"Xiaoguang","family":"Mao","sequence":"additional","affiliation":[{"name":"National University of Defense Technology, Changsha, China"}],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"320","published-online":{"date-parts":[[2024,9,14]]},"reference":[{"key":"e_1_3_1_2_2","doi-asserted-by":"publisher","DOI":"10.1145\/3282307"},{"key":"e_1_3_1_3_2","doi-asserted-by":"crossref","first-page":"5","DOI":"10.1007\/978-3-540-70545-1_3","volume-title":"International Conference on Computer-Aided Verification","author":"Foster Harry","year":"2008","unstructured":"Harry Foster. 2008. Assertion-based verification: Industry myths to realities (invited tutorial). In International Conference on Computer-Aided Verification. Springer, 5\u201310."},{"key":"e_1_3_1_4_2","unstructured":"Desire Athow. 2014. Pentium FDIV: The Processor Bug that Shook the World. TechRadar."},{"key":"e_1_3_1_5_2","first-page":"517","volume-title":"29th International Conference on VLSI Design and 15th International Conference on Embedded Systems (VLSID\u201916)","author":"Pal Debjit","year":"2016","unstructured":"Debjit Pal and Shobha Vasudevan. 2016. Symptomatic bug localization for functional debug of hardware designs. In 29th International Conference on VLSI Design and 15th International Conference on Embedded Systems (VLSID\u201916). IEEE, 517\u2013522."},{"key":"e_1_3_1_6_2","unstructured":"Harry Foster. 2020. The 2020 Wilson Research Group Functional Verification Study. Retrieved from https:\/\/blogs.sw.siemens.com\/verificationhorizons\/2020\/11\/10\/part-2-the-2020-wilson-research-group-functional-verification-study"},{"key":"e_1_3_1_7_2","doi-asserted-by":"publisher","DOI":"10.1109\/MDT.2006.5"},{"key":"e_1_3_1_8_2","doi-asserted-by":"crossref","first-page":"363","DOI":"10.1007\/978-3-540-79355-7_35","volume-title":"New Challenges in Applied Intelligence Technologies","author":"Peischl Bernhard","year":"2008","unstructured":"Bernhard Peischl, Naveed Riaz, and Franz Wotawa. 2008. Advances in automated source-level debugging of Verilog designs. In New Challenges in Applied Intelligence Technologies. Springer, 363\u2013372."},{"key":"e_1_3_1_9_2","unstructured":"Bernhard Peischl N. Riaz and F. Wotawa. 2013. Using Filtering to Improve Value-level Debugging of Verilog Designs. The Fifth International Conference on Advances in System Testing and Validation Lifecycle (VALID\u201913)."},{"issue":"4","key":"e_1_3_1_10_2","doi-asserted-by":"crossref","first-page":"119","DOI":"10.1145\/3093336.3037719","article-title":"TriCheck: Memory model verification at the trisection of software, hardware, and ISA","volume":"52","author":"Trippel Caroline","year":"2017","unstructured":"Caroline Trippel, Yatin A. Manerkar, Daniel Lustig, Michael Pellauer, and Margaret Martonosi. 2017. TriCheck: Memory model verification at the trisection of software, hardware, and ISA. ACM SIGPLAN Not. 52, 4 (2017), 119\u2013133.","journal-title":"ACM SIGPLAN Not."},{"issue":"3","key":"e_1_3_1_11_2","first-page":"2814","article-title":"Efficient model-based diagnosis of sequential circuits","volume":"34","author":"Feldman Alexander","year":"2020","unstructured":"Alexander Feldman, Ingo Pill, Franza Wotawa, Ion Matei, and Johan De Kleer. 2020. Efficient model-based diagnosis of sequential circuits. Proc. AAAI Conf. Artif. Intell. 34, 3 (2020), 2814\u20132821.","journal-title":"Proc. AAAI Conf. Artif. Intell."},{"key":"e_1_3_1_12_2","doi-asserted-by":"publisher","DOI":"10.1145\/1085130.1085136"},{"key":"e_1_3_1_13_2","first-page":"670","volume-title":"IEEE\/ACM International Conference on Computer-Aided Design (ICCAD\u201914)","author":"Hsieh Kuo-Kai","year":"2014","unstructured":"Kuo-Kai Hsieh, Wen Chen, Li-C. Wang, and Jayanta Bhadra. 2014. On application of data mining in functional debug. In IEEE\/ACM International Conference on Computer-Aided Design (ICCAD\u201914). IEEE, 670\u2013675."},{"key":"e_1_3_1_14_2","first-page":"79","volume-title":"Design, Automation & Test in Europe Conference & Exhibition (DATE\u201915)","author":"Farkash Monica","year":"2015","unstructured":"Monica Farkash, Bryan Hickerson, and Balavinayagam Samynathan. 2015. Data mining diagnostics and bug MRIs for HW bug localization. In Design, Automation & Test in Europe Conference & Exhibition (DATE\u201915). IEEE, 79\u201384."},{"key":"e_1_3_1_15_2","first-page":"1","volume-title":"IEEE\/ACM International Conference on Computer-Aided Design (ICCAD\u201916)","author":"Nalla Pradeep Kumar","year":"2016","unstructured":"Pradeep Kumar Nalla, Raj Kumar Gajavelly, Jason Baumgartner, Hari Mony, Robert Kanzelman, and Alexander Ivrii. 2016. The art of semi-formal bug hunting. In IEEE\/ACM International Conference on Computer-Aided Design (ICCAD\u201916). ACM, 1\u20138."},{"key":"e_1_3_1_16_2","first-page":"537","volume-title":"IEEE 40th International Conference on Computer Design (ICCD\u201922)","author":"Wu Jiang","year":"2022","unstructured":"Jiang Wu, Zhuo Zhang, Deheng Yang, Xiankai Meng, Jiayu He, Xiaoguang Mao, and Yan Lei. 2022. Fault localization for hardware design code with time-aware program spectrum. In IEEE 40th International Conference on Computer Design (ICCD\u201922). IEEE, 537\u2013544."},{"key":"e_1_3_1_17_2","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2022.3166114"},{"key":"e_1_3_1_18_2","volume-title":"Digital Integrated Circuit Design","author":"Martin Kenneth W.","year":"2000","unstructured":"Kenneth W. Martin. 2000. Digital Integrated Circuit Design. Oxford University Press (New York)."},{"key":"e_1_3_1_19_2","doi-asserted-by":"publisher","DOI":"10.1049\/iet-sen.2017.0026"},{"key":"e_1_3_1_20_2","article-title":"The ANTARES approach to automatic systems diagnosis","author":"Gemund A. J. C. van","year":"2011","unstructured":"A. J. C. van Gemund, Shekhar Gupta, and Rui Abreu. 2011. The ANTARES approach to automatic systems diagnosis. Proceedings DX\u201911 (2011).","journal-title":"Proceedings DX\u201911"},{"key":"e_1_3_1_21_2","first-page":"21","volume-title":"IEEE\/ACM International Workshop on Genetic Improvement (GI\u201921)","author":"Huang Yu","year":"2021","unstructured":"Yu Huang, Hammad Ahmad, Stephanie Forrest, and Westley Weimer. 2021. Applying automated program repair to dataflow programming languages. In IEEE\/ACM International Workshop on Genetic Improvement (GI\u201921). IEEE, 21\u201322."},{"key":"e_1_3_1_22_2","unstructured":"Engr Fahad. 2020. Decoder 3 to 8 Decoder Block Diagram Truth Table and Logic Diagram. Retrieved from https:\/\/www.electroniclinic.com\/decoder-3-to-8-decoder-block-diagram-truth-table-and-logic-diagram"},{"key":"e_1_3_1_23_2","doi-asserted-by":"publisher","DOI":"10.1109\/MIS.2003.1200725"},{"key":"e_1_3_1_24_2","doi-asserted-by":"publisher","DOI":"10.5555\/1386728"},{"key":"e_1_3_1_25_2","doi-asserted-by":"publisher","DOI":"10.1145\/581339.581397"},{"key":"e_1_3_1_26_2","article-title":"Spectrum-based software fault localization: A survey of techniques, advances, and challenges","author":"Souza Higor A. de","year":"2016","unstructured":"Higor A. de Souza, Marcos L. Chaim, and Fabio Kon. 2016. Spectrum-based software fault localization: A survey of techniques, advances, and challenges. arXiv preprint arXiv:1607.04347 (2016).","journal-title":"arXiv preprint arXiv:1607.04347"},{"key":"e_1_3_1_27_2","doi-asserted-by":"publisher","DOI":"10.1145\/2522920.2522924"},{"key":"e_1_3_1_28_2","doi-asserted-by":"publisher","DOI":"10.1109\/TR.2013.2285319"},{"key":"e_1_3_1_29_2","first-page":"224","volume-title":"5th International Symposium on Search Based Software Engineering (SSBSE\u201913)","author":"Xie Xiaoyuan","year":"2013","unstructured":"Xiaoyuan Xie, Fei-Ching Kuo, Tsong Yueh Chen, Shin Yoo, and Mark Harman. 2013. Provably optimal and human-competitive results in SBSE for spectrum based fault localisation. In 5th International Symposium on Search Based Software Engineering (SSBSE\u201913). Springer, 224\u2013238."},{"key":"e_1_3_1_30_2","doi-asserted-by":"publisher","DOI":"10.1109\/ICSE.2017.62"},{"key":"e_1_3_1_31_2","doi-asserted-by":"publisher","DOI":"10.1145\/3511430.3511437"},{"key":"e_1_3_1_32_2","first-page":"14","volume-title":"34th International Conference on Software Engineering (ICSE\u201912)","author":"Zhou Jian","year":"2012","unstructured":"Jian Zhou, Hongyu Zhang, and David Lo. 2012. Where should the bugs be fixed? More accurate information retrieval-based bug localization based on bug reports. In 34th International Conference on Software Engineering (ICSE\u201912). IEEE, 14\u201324."},{"key":"e_1_3_1_33_2","doi-asserted-by":"publisher","DOI":"10.1145\/1101908.1101949"},{"key":"e_1_3_1_34_2","first-page":"465","volume-title":"25th International Conference on Software Engineering.","author":"Podgurski Andy","year":"2003","unstructured":"Andy Podgurski, David Leon, Patrick Francis, Wes Masri, Melinda Minch, Jiayang Sun, and Bin Wang. 2003. Automated support for classifying software failure reports. In 25th International Conference on Software Engineering. IEEE, 465\u2013475."},{"key":"e_1_3_1_35_2","doi-asserted-by":"publisher","DOI":"10.1016\/j.jss.2020.110661"},{"key":"e_1_3_1_36_2","doi-asserted-by":"publisher","DOI":"10.1145\/3503222.3507763"},{"key":"e_1_3_1_37_2","unstructured":"OpenCores. https:\/\/opencores.org"},{"key":"e_1_3_1_38_2","doi-asserted-by":"crossref","first-page":"65","DOI":"10.1109\/HLDVT.2007.4392789","volume-title":"IEEE International High Level Design Validation and Test Workshop","author":"Chang Kai-hui","year":"2007","unstructured":"Kai-hui Chang, Ilya Wagner, Valeria Bertacco, and Igor L. Markov. 2007. Automatic error diagnosis and correction for RTL designs. In IEEE International High Level Design Validation and Test Workshop. IEEE, 65\u201372."},{"key":"e_1_3_1_39_2","unstructured":"2018. Python 3.6.8. Retrieved from https:\/\/www.python.org\/downloads\/release\/python-368"},{"key":"e_1_3_1_40_2","doi-asserted-by":"publisher","DOI":"10.1016\/j.jss.2013.08.031"},{"key":"e_1_3_1_41_2","first-page":"1","volume-title":"IEEE 36th Annual Computer Software and Applications Conference","author":"Lei Yan","year":"2012","unstructured":"Yan Lei, Xiaoguang Mao, Ziying Dai, and Chengsong Wang. 2012. Effective statistical fault localization using program slices. In IEEE 36th Annual Computer Software and Applications Conference. IEEE, 1\u201310."},{"key":"e_1_3_1_42_2","doi-asserted-by":"publisher","DOI":"10.1109\/ICSE.2009.5070507"},{"key":"e_1_3_1_43_2","unstructured":"Gregory W. Corder and Dale I. Foreman. 2011. Nonparametric Statistics for Non-statisticians. John Wiley & Sons Inc."},{"key":"e_1_3_1_44_2","first-page":"103","article-title":"Bonferroni and \u0160id\u00e1k corrections for multiple comparisons","volume":"3","author":"Abdi Herv\u00e9","year":"2007","unstructured":"Herv\u00e9 Abdi. 2007. Bonferroni and \u0160id\u00e1k corrections for multiple comparisons. Encyc. Measur. Stat. 3 (2007), 103\u2013107.","journal-title":"Encyc. Measur. Stat."},{"key":"e_1_3_1_45_2","doi-asserted-by":"publisher","DOI":"10.1109\/TSE.2016.2521368"},{"issue":"5","key":"e_1_3_1_46_2","doi-asserted-by":"crossref","first-page":"695","DOI":"10.1142\/S0218194012500209","article-title":"Automated debugging of Verilog designs","volume":"22","author":"Peischl Bernhard","year":"2012","unstructured":"Bernhard Peischl, Naveed Riaz, and Franz Wotawa. 2012. Automated debugging of Verilog designs. Int. J. Softw. Eng. Knowl. Eng. 22, 5 (2012), 695\u2013723.","journal-title":"Int. J. Softw. Eng. Knowl. Eng."},{"key":"e_1_3_1_47_2","doi-asserted-by":"crossref","first-page":"413","DOI":"10.1007\/978-981-32-9767-8_35","volume-title":"International Symposium on VLSI Design and Test","author":"Vineesh V. S.","year":"2019","unstructured":"V. S. Vineesh, Binod Kumar, and Jay Adhaduk. 2019. Identification of effective guidance hints for better design debugging by formal methods. In International Symposium on VLSI Design and Test. Springer, 413\u2013427."},{"issue":"6","key":"e_1_3_1_48_2","doi-asserted-by":"crossref","first-page":"1184","DOI":"10.1109\/TSE.2019.2915303","article-title":"Debugging of behavioural models using counterexample analysis","volume":"47","author":"Barbon Gianluca","year":"2019","unstructured":"Gianluca Barbon, Vincent Leroy, and Gwen Sala\u00fcn. 2019. Debugging of behavioural models using counterexample analysis. IEEE Trans. Softw. Eng. 47, 6 (2019), 1184\u20131197.","journal-title":"IEEE Trans. Softw. Eng."},{"key":"e_1_3_1_49_2","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2020.2966448"},{"key":"e_1_3_1_50_2","first-page":"351","volume-title":"IEEE Computer Society Annual Symposium on VLSI (ISVLSI\u201918)","author":"Mahzoon Alireza","year":"2018","unstructured":"Alireza Mahzoon, Daniel Gro\u00dfe, and Rolf Drechsler. 2018. Combining symbolic computer algebra and Boolean satisfiability for automatic debugging and fixing of complex multipliers. In IEEE Computer Society Annual Symposium on VLSI (ISVLSI\u201918). IEEE, 351\u2013356."},{"key":"e_1_3_1_51_2","first-page":"481","volume-title":"International Conference on VLSI Design","author":"Bhattacharjee D.","year":"2015","unstructured":"D. Bhattacharjee, A. Banerjee, and A. Chattopadhyay. 2015. EvoDeb: Debugging evolving hardware designs. In International Conference on VLSI Design. 481\u2013486."},{"key":"e_1_3_1_52_2","first-page":"1","volume-title":"14th Latin American Test Workshop (LATW\u201913)","author":"Tihhomirov Valentin","year":"2013","unstructured":"Valentin Tihhomirov, Anton T\u0161epurov, Maksim Jenihhin, Jaan Raik, and Raimund Ubar. 2013. Assessment of diagnostic test for automated bug localization. In 14th Latin American Test Workshop (LATW\u201913). IEEE, 1\u20136."},{"key":"e_1_3_1_53_2","first-page":"199","volume-title":"IEEE International Symposium on Software Reliability Engineering Workshops (ISSREW\u201917)","author":"Hofer Birgit","year":"2017","unstructured":"Birgit Hofer. 2017. Removing coincidental correctness in spectrum-based fault localization for circuit and spreadsheet debugging. In IEEE International Symposium on Software Reliability Engineering Workshops (ISSREW\u201917). IEEE, 199\u2013206."},{"key":"e_1_3_1_54_2","first-page":"1","volume-title":"IEEE Aerospace Conference","author":"Gupta Shekhar","year":"2014","unstructured":"Shekhar Gupta, Rui Abreu, Johan de Kleer, and Arjan J. C. van Gemund. 2014. Automatic systems diagnosis without behavioral models. In IEEE Aerospace Conference. IEEE, 1\u20138."},{"key":"e_1_3_1_55_2","first-page":"1","article-title":"Software fault localization: An overview of research, techniques, and tools","author":"Wong W. Eric","year":"2023","unstructured":"W. Eric Wong, Ruizhi Gao, Yihao Li, Rui Abreu, Franz Wotawa, and Dongcheng Li. 2023. Software fault localization: An overview of research, techniques, and tools. Handb. Softw. Fault Localiz.: Found. Advan. (2023), 1\u2013117.","journal-title":"Handb. Softw. Fault Localiz.: Found. Advan."},{"issue":"4","key":"e_1_3_1_56_2","first-page":"e1407","article-title":"Table understanding approaches for extracting knowledge from heterogeneous tables","volume":"11","author":"Bonfitto Sara","year":"2021","unstructured":"Sara Bonfitto, Elena Casiraghi, and Marco Mesiti. 2021. Table understanding approaches for extracting knowledge from heterogeneous tables. Wiley Interdisc. Rev.: Data Min. Knowl. Discov. 11, 4 (2021), e1407.","journal-title":"Wiley Interdisc. Rev.: Data Min. Knowl. Discov."},{"key":"e_1_3_1_57_2","doi-asserted-by":"publisher","DOI":"10.1016\/j.infsof.2020.106312"},{"key":"e_1_3_1_58_2","first-page":"179","volume-title":"IEEE 38th International Conference on Computer Design (ICCD\u201920)","author":"Goli Mehran","year":"2020","unstructured":"Mehran Goli, Alireza Mahzoon, and Rolf Drechsler. 2020. ASCHyRO: Automatic fault localization of SystemC HLS designs using a hybrid accurate rank ordering technique. In IEEE 38th International Conference on Computer Design (ICCD\u201920). IEEE, 179\u2013186."}],"container-title":["ACM Transactions on Architecture and Code Optimization"],"original-title":[],"language":"en","link":[{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/3678009","content-type":"unspecified","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/dl.acm.org\/doi\/pdf\/10.1145\/3678009","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,6,18]],"date-time":"2025-06-18T22:54:08Z","timestamp":1750287248000},"score":1,"resource":{"primary":{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/3678009"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2024,9,14]]},"references-count":57,"journal-issue":{"issue":"3","published-print":{"date-parts":[[2024,9,30]]}},"alternative-id":["10.1145\/3678009"],"URL":"https:\/\/doi.org\/10.1145\/3678009","relation":{},"ISSN":["1544-3566","1544-3973"],"issn-type":[{"type":"print","value":"1544-3566"},{"type":"electronic","value":"1544-3973"}],"subject":[],"published":{"date-parts":[[2024,9,14]]},"assertion":[{"value":"2023-11-28","order":0,"name":"received","label":"Received","group":{"name":"publication_history","label":"Publication History"}},{"value":"2024-07-09","order":2,"name":"accepted","label":"Accepted","group":{"name":"publication_history","label":"Publication History"}},{"value":"2024-09-14","order":3,"name":"published","label":"Published","group":{"name":"publication_history","label":"Publication History"}}]}}