{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,8,24]],"date-time":"2025-08-24T01:26:21Z","timestamp":1755998781141,"version":"3.41.0"},"publisher-location":"New York, NY, USA","reference-count":36,"publisher":"ACM","license":[{"start":{"date-parts":[[2024,9,13]],"date-time":"2024-09-13T00:00:00Z","timestamp":1726185600000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/creativecommons.org\/licenses\/by\/4.0\/"}],"funder":[{"name":"EPSRC","award":["EP\\\/R006865\\\/1"],"award-info":[{"award-number":["EP\\\/R006865\\\/1"]}]}],"content-domain":{"domain":["dl.acm.org"],"crossmark-restriction":true},"short-container-title":[],"published-print":{"date-parts":[[2024,9,13]]},"DOI":"10.1145\/3678722.3685536","type":"proceedings-article","created":{"date-parts":[[2024,9,13]],"date-time":"2024-09-13T07:04:43Z","timestamp":1726211083000},"page":"70-79","update-policy":"https:\/\/doi.org\/10.1145\/crossmark-policy","source":"Crossref","is-referenced-by-count":2,"title":["Automated Feature Testing of Verilog Parsers using Fuzzing (Registered Report)"],"prefix":"10.1145","author":[{"ORCID":"https:\/\/orcid.org\/0000-0003-4218-3987","authenticated-orcid":false,"given":"Quentin","family":"Corradi","sequence":"first","affiliation":[{"name":"Imperial College London, London, United Kingdom"}]},{"ORCID":"https:\/\/orcid.org\/0000-0001-6735-5533","authenticated-orcid":false,"given":"John","family":"Wickerson","sequence":"additional","affiliation":[{"name":"Imperial College London, London, United Kingdom"}]},{"ORCID":"https:\/\/orcid.org\/0000-0002-0201-310X","authenticated-orcid":false,"given":"George A.","family":"Constantinides","sequence":"additional","affiliation":[{"name":"Imperial College London, London, United Kingdom"}]}],"member":"320","published-online":{"date-parts":[[2024,9,13]]},"reference":[{"key":"e_1_3_2_1_1_1","unstructured":"[n. d.]. hdlConvertor. https:\/\/github.com\/Nic30\/hdlConvertor"},{"key":"e_1_3_2_1_2_1","doi-asserted-by":"publisher","DOI":"10.1109\/IEEESTD.1996.81542"},{"key":"e_1_3_2_1_3_1","doi-asserted-by":"publisher","DOI":"10.1109\/IEEESTD.2006.99495"},{"key":"e_1_3_2_1_4_1","doi-asserted-by":"publisher","DOI":"10.1109\/IEEESTD.2024.10458102"},{"key":"e_1_3_2_1_5_1","volume-title":"IWLS 2005 Benchmarks. https:\/\/iwls.org\/iwls2005\/benchmark_presentation.pdf","author":"Albrecht Christoph","year":"2005","unstructured":"Christoph Albrecht. 2005. IWLS 2005 Benchmarks. https:\/\/iwls.org\/iwls2005\/benchmark_presentation.pdf"},{"key":"e_1_3_2_1_6_1","unstructured":"CHIPS Alliance. [n. d.]. SystemVerilog Report. https:\/\/chipsalliance.github.io\/sv-tests-results\/"},{"key":"e_1_3_2_1_7_1","volume-title":"Proceedings of the 24th International Workshop on Logic & Synthesis (IWLS), http:\/\/infoscience.epfl.ch\/record\/207551","author":"Amar\u00f9 Luca","year":"2015","unstructured":"Luca Amar\u00f9, Pierre-Emmanuel Gaillardon, and Giovanni De Micheli. 2015. The EPFL Combinational Benchmark Suite. Proceedings of the 24th International Workshop on Logic & Synthesis (IWLS), http:\/\/infoscience.epfl.ch\/record\/207551"},{"key":"e_1_3_2_1_8_1","unstructured":"Mustafa Said A\u011fca. 2022. ANTLR4 SystemVerilog grammar. https:\/\/github.com\/antlr\/grammars-v4\/tree\/master\/verilog\/systemverilog"},{"key":"e_1_3_2_1_9_1","unstructured":"Mustafa Said A\u011fca. 2022. ANTLR4 Verilog grammar. https:\/\/github.com\/antlr\/grammars-v4\/tree\/master\/verilog\/verilog"},{"key":"e_1_3_2_1_10_1","doi-asserted-by":"publisher","DOI":"10.1145\/3605157.3605170"},{"key":"e_1_3_2_1_11_1","unstructured":"Aliaksei Chapyzhenka. [n. d.]. Tree-sitter-verilog. https:\/\/github.com\/tree-sitter\/tree-sitter-verilog"},{"key":"e_1_3_2_1_12_1","volume-title":"Universal Hardware Data Model. WOSET","author":"Dargelas Alain","year":"2020","unstructured":"Alain Dargelas and Henner Zeller. 2020. Universal Hardware Data Model. WOSET 2020. https:\/\/woset-workshop.github.io\/WOSET2020.html##article-10"},{"key":"e_1_3_2_1_13_1","unstructured":"Harry D. Foster. 2022. The 2022 Wilson Research Group Functional Verification Study. https:\/\/blogs.sw.siemens.com\/verificationhorizons\/2022\/10\/10\/prologue-the-2022-wilson-research-group-functional-verification-study"},{"key":"e_1_3_2_1_14_1","doi-asserted-by":"publisher","DOI":"10.1109\/MILCOM58377.2023.10356308"},{"key":"e_1_3_2_1_15_1","unstructured":"Miguel Guerrero. [n. d.]. ANTLR4_SystemVerilog_Parser. https:\/\/github.com\/miguel-guerrero\/antlr4_system_verilog_parser"},{"key":"e_1_3_2_1_16_1","unstructured":"Naoya Hatta. [n. d.]. Sv-parser. https:\/\/github.com\/dalance\/sv-parser"},{"key":"e_1_3_2_1_17_1","doi-asserted-by":"publisher","DOI":"10.1109\/ASE.2019.00027"},{"key":"e_1_3_2_1_18_1","doi-asserted-by":"publisher","DOI":"10.1109\/ASE.2019.00027"},{"key":"e_1_3_2_1_19_1","doi-asserted-by":"publisher","DOI":"10.1145\/3373087.3375310"},{"key":"e_1_3_2_1_20_1","doi-asserted-by":"publisher","DOI":"10.1145\/3278186.3278193"},{"key":"e_1_3_2_1_21_1","doi-asserted-by":"publisher","DOI":"10.1016\/j.infsof.2014.09.007"},{"key":"e_1_3_2_1_22_1","doi-asserted-by":"publisher","DOI":"10.1016\/j.cose.2013.02.001"},{"key":"e_1_3_2_1_23_1","unstructured":"Google LLC David Fang Sergey Sokolov Jonathan Mayer Jeremy Colebrook-Soucie Cameron Korzecke Carissa Kathuria and Henner Zeller. [n. d.]. Verible. https:\/\/chipsalliance.github.io\/verible"},{"key":"e_1_3_2_1_24_1","doi-asserted-by":"publisher","DOI":"10.1109\/FormaliSE.2019.00020"},{"key":"e_1_3_2_1_25_1","doi-asserted-by":"publisher","DOI":"10.1145\/2629579"},{"key":"e_1_3_2_1_26_1","volume-title":"Judgment of the Court (Fifth Chamber) of","author":"European Union Court","year":"2021","unstructured":"Court of Justice of the European Union. 2021. Case C-13\/20: Judgment of the Court (Fifth Chamber) of 6 October 2021 (request for a preliminary ruling from the Cour d\u2019appel de Bruxelles \u2014 Belgium) \u2014 Top System SA v Belgian State (Reference for a preliminary ruling \u2014 Copyright and related rights \u2014 Legal protection of computer programs \u2014 Directive 91\/250\/EEC \u2014 Article 5 \u2014 Exceptions to the restricted acts \u2014 Acts necessary to enable the lawful purchaser to correct errors \u2014 Concept \u2014 Article 6 \u2014 Decompilation \u2014 Conditions). https:\/\/eur-lex.europa.eu\/legal-content\/en\/TXT\/?uri=CELEX:62020CJ0013"},{"key":"e_1_3_2_1_27_1","unstructured":"Michael Popoloski. [n. d.]. Slang. https:\/\/sv-lang.com"},{"key":"e_1_3_2_1_28_1","doi-asserted-by":"publisher","DOI":"10.1145\/2254064.2254104"},{"key":"e_1_3_2_1_29_1","volume-title":"What\u2019s Next for SystemVerilog in the Upcoming IEEE 1800 standard. DVCon","author":"Rich Dave","year":"2023","unstructured":"Dave Rich. 2023. What\u2019s Next for SystemVerilog in the Upcoming IEEE 1800 standard. DVCon 2023. https:\/\/dvcon-proceedings.org\/document\/whats-next-for-systemverilog-in-the-upcoming-ieee-1800-standard"},{"key":"e_1_3_2_1_30_1","doi-asserted-by":"publisher","DOI":"10.1145\/3385412.3386024"},{"key":"e_1_3_2_1_31_1","doi-asserted-by":"publisher","DOI":"10.1109\/FCCM.2019.00010"},{"key":"e_1_3_2_1_32_1","unstructured":"Zachary Snow. [n. d.]. Sv2v. https:\/\/github.com\/zachjs\/sv2v"},{"key":"e_1_3_2_1_33_1","unstructured":"Wilson Snyder. [n. d.]. Verilator. https:\/\/www.veripool.org\/verilator"},{"key":"e_1_3_2_1_34_1","doi-asserted-by":"publisher","DOI":"10.1145\/3180155.3180236"},{"key":"e_1_3_2_1_35_1","unstructured":"Stephen Williams. [n. d.]. Icarus Verilog. https:\/\/steveicarus.github.io\/iverilog"},{"key":"e_1_3_2_1_36_1","unstructured":"Claire Wolf. 2019. VlogHammer. https:\/\/github.com\/YosysHQ\/VlogHammer"}],"event":{"name":"FUZZING '24: 3rd ACM International Fuzzing Workshop","sponsor":["SIGSOFT ACM Special Interest Group on Software Engineering","AITO"],"location":"Vienna Austria","acronym":"FUZZING '24"},"container-title":["Proceedings of the 3rd ACM International Fuzzing Workshop"],"original-title":[],"link":[{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/3678722.3685536","content-type":"unspecified","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/dl.acm.org\/doi\/pdf\/10.1145\/3678722.3685536","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,6,19]],"date-time":"2025-06-19T01:09:56Z","timestamp":1750295396000},"score":1,"resource":{"primary":{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/3678722.3685536"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2024,9,13]]},"references-count":36,"alternative-id":["10.1145\/3678722.3685536","10.1145\/3678722"],"URL":"https:\/\/doi.org\/10.1145\/3678722.3685536","relation":{},"subject":[],"published":{"date-parts":[[2024,9,13]]},"assertion":[{"value":"2024-09-13","order":3,"name":"published","label":"Published","group":{"name":"publication_history","label":"Publication History"}}]}}