{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,6,19]],"date-time":"2026-06-19T16:30:38Z","timestamp":1781886638105,"version":"3.54.5"},"reference-count":61,"publisher":"Association for Computing Machinery (ACM)","issue":"5","license":[{"start":{"date-parts":[[2024,8,28]],"date-time":"2024-08-28T00:00:00Z","timestamp":1724803200000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/www.acm.org\/publications\/policies\/copyright_policy#Background"}],"content-domain":{"domain":["dl.acm.org"],"crossmark-restriction":true},"short-container-title":["ACM Trans. Embed. Comput. Syst."],"published-print":{"date-parts":[[2024,9,30]]},"abstract":"<jats:p>\n            Deep neural networks (DNNs) have emerged as an effective solution for many machine learning applications. However, the great success comes with the cost of excessive computation. The Volta graphics processing unit (GPU) from NVIDIA introduced a specialized hardware unit called\n            <jats:italic>tensor core<\/jats:italic>\n            (TC) aiming at meeting the growing computation demand needed by DNNs. Most previous studies on TCs have focused on performance improvement through the utilization of the TC's high degree of parallelism. However, as DNNs are deployed into security-sensitive applications such as autonomous driving, the reliability of TCs is as important as performance.\n          <\/jats:p>\n          <jats:p>\n            In this work, we exploit the unique architectural characteristics of TCs and propose a simple and implementation-efficient hardware technique called\n            <jats:italic>fault detection in tensor core<\/jats:italic>\n            (FDTC) to detect transient faults in TCs. In particular, FDTC exploits the zero-valued weights that stem from network pruning as well as sparse activations arising from the common ReLU operator to verify tensor operations. The high level of sparsity in tensors allows FDTC to run original and verifying products simultaneously, leading to zero performance penalty. For applications with a low sparsity rate, FDTC relies on temporal redundancy to re-execute effectual products. FDTC schedules the execution of verifying products only when multipliers are idle. Our experimental results reveal that FDTC offers 100% fault coverage with no performance penalty and small energy overhead in TCs.\n          <\/jats:p>","DOI":"10.1145\/3687483","type":"journal-article","created":{"date-parts":[[2024,8,10]],"date-time":"2024-08-10T11:20:49Z","timestamp":1723288849000},"page":"1-29","update-policy":"https:\/\/doi.org\/10.1145\/crossmark-policy","source":"Crossref","is-referenced-by-count":2,"title":["Transient Fault Detection in Tensor Cores for Modern GPUs"],"prefix":"10.1145","volume":"23","author":[{"ORCID":"https:\/\/orcid.org\/0009-0004-9745-9375","authenticated-orcid":false,"given":"Mohammad Hassan","family":"Hafezan","sequence":"first","affiliation":[{"name":"Electrical and Computer Engineering, Lakehead University, Thunder Bay, Canada"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"ORCID":"https:\/\/orcid.org\/0000-0002-1662-5334","authenticated-orcid":false,"given":"Ehsan","family":"Atoofian","sequence":"additional","affiliation":[{"name":"Electrical and Computer Engineering, Lakehead University, Thuner Bay, Canada"}],"role":[{"vocabulary":"crossref","role":"author"}]}],"member":"320","published-online":{"date-parts":[[2024,8,28]]},"reference":[{"key":"e_1_3_1_2_2","doi-asserted-by":"crossref","first-page":"3","DOI":"10.1109\/MICRO.2007.33","article-title":"Optimizing NUCA organizations and wiring alternatives for large caches with CACTI 6.0","author":"Muralimanohar N.","year":"2007","unstructured":"N. Muralimanohar, R. Balasubramonian, and N. Jouppi. 2007. Optimizing NUCA organizations and wiring alternatives for large caches with CACTI 6.0. In Proceedings of the 40th Annual IEEE\/ACM International Symposium on Microarchitecture (MICRO \u201907). 3\u201314.","journal-title":"Proceedings of the 40th Annual IEEE\/ACM International Symposium on Microarchitecture (MICRO \u201907)"},{"key":"e_1_3_1_3_2","first-page":"27","article-title":"SCNN: An accelerator for compressed-sparse convolutional neural networks","author":"Parashar Angshuman","year":"2017","unstructured":"Angshuman Parashar, Minsoo Rhu, Anurag Mukkara, Antonio Puglielli, Rangharajan Venkatesan, Brucek Khailany, Joel Emer, Stephen W. Keckler, and William J. Dally. 2017. SCNN: An accelerator for compressed-sparse convolutional neural networks. In Proceedings of the 2017 ACM\/IEEE 44th Annual International Symposium on Computer Architecture (ISCA \u201917). IEEE, 27\u201340.","journal-title":"Proceedings of the 2017 ACM\/IEEE 44th Annual International Symposium on Computer Architecture (ISCA \u201917)"},{"key":"e_1_3_1_4_2","first-page":"292","article-title":"Eager Pruning: Algorithm and architecture support for fast training of deep neural networks","author":"Zhang J.","year":"2019","unstructured":"J. Zhang, X. Chen, M. Song, and T. Li. 2019. Eager Pruning: Algorithm and architecture support for fast training of deep neural networks. In Proceedings of the 2019 ACM\/IEEE 46th Annual International Symposium on Computer Architecture (ISCA \u201919). 292\u2013303.","journal-title":"Proceedings of the 2019 ACM\/IEEE 46th Annual International Symposium on Computer Architecture (ISCA \u201919)"},{"key":"e_1_3_1_5_2","doi-asserted-by":"publisher","DOI":"10.1109\/LCA.2014.2298391"},{"key":"e_1_3_1_6_2","doi-asserted-by":"crossref","first-page":"79","DOI":"10.1109\/ISPASS.2019.00016","article-title":"Modeling deep learning accelerator enabled GPUs","author":"Raihan M. A.","year":"2019","unstructured":"M. A. Raihan, N. Goli, and T. M. Aamodt. 2019. Modeling deep learning accelerator enabled GPUs. In Proceedings of the 2019 IEEE International Symposium on Performance Analysis of Systems and Software (ISPASS \u201919). 79\u201392.","journal-title":"Proceedings of the 2019 IEEE International Symposium on Performance Analysis of Systems and Software (ISPASS \u201919)"},{"key":"e_1_3_1_7_2","article-title":"Cnvlutin: Ineffectual-neuron-free deep neural network computing","author":"Albericio J.","year":"2008","unstructured":"J. Albericio, P. Judd, T. Hetherington, T. Aamodt, N. E. Jerger, and A. Moshovos. 2008. Cnvlutin: Ineffectual-neuron-free deep neural network computing. In Proceedings of the 43rd International Symposium on Computer Architecture.","journal-title":"Proceedings of the 43rd International Symposium on Computer Architecture"},{"key":"e_1_3_1_8_2","unstructured":"NVIDIA Corporation. 2008. cuBLAS Developer Guide. Retrieved August 12 2024 from https:\/\/docs.nvidia.com\/cuda\/cublas\/index.html"},{"key":"e_1_3_1_9_2","doi-asserted-by":"crossref","first-page":"94","DOI":"10.1145\/1513895.1513907","article-title":"Understanding software approaches for GPGPU reliability","author":"Dimitrov M.","year":"2009","unstructured":"M. Dimitrov, M. Mantor, and H. Zhou. 2009. Understanding software approaches for GPGPU reliability. In Proceedings of the Workshop on General Purpose Processing on Graphics Processing Units (GPGPU \u201909). 94\u2013104.","journal-title":"Proceedings of the Workshop on General Purpose Processing on Graphics Processing Units (GPGPU \u201909)"},{"key":"e_1_3_1_10_2","first-page":"1","article-title":"Position paper: Software-based techniques for reducing the vulnerability of GPU applications","author":"Li S.","year":"2014","unstructured":"S. Li, V. Sridharan, S. Gurumurthi, and S. Yalamanchili. 2014. Position paper: Software-based techniques for reducing the vulnerability of GPU applications. In Proceedings of the Dependable GPU Computing Workshop of the ACM\/IEEE DATE 2014 Conference. 1\u20135.","journal-title":"Proceedings of the Dependable GPU Computing Workshop of the ACM\/IEEE DATE 2014 Conference"},{"key":"e_1_3_1_11_2","first-page":"4646","article-title":"Parameter efficient training of deep convolutional neural networks by dynamic sparse reparameterization","author":"Mostafa H.","year":"2019","unstructured":"H. Mostafa and X. Wang. 2019. Parameter efficient training of deep convolutional neural networks by dynamic sparse reparameterization. In Proceedings of the International Conference on Machine Learning. 4646\u20134655.","journal-title":"Proceedings of the International Conference on Machine Learning"},{"key":"e_1_3_1_12_2","doi-asserted-by":"publisher","DOI":"10.1016\/j.jpdc.2022.11.004"},{"key":"e_1_3_1_13_2","first-page":"338","article-title":"Long short-term memory recurrent neural network architectures for large scale acoustic modeling","author":"Sak H.","year":"2014","unstructured":"H. Sak, A. W. Senior, and F. Beaufays. 2014. Long short-term memory recurrent neural network architectures for large scale acoustic modeling. In Proceedings of the 15th Annual Conference of the International Speech Communication Association (INTERSPEECH \u201914). 338\u2013342.","journal-title":"Proceedings of the 15th Annual Conference of the International Speech Communication Association (INTERSPEECH \u201914)"},{"key":"e_1_3_1_14_2","unstructured":"NVIDIA Corporation. 2022. NVIDIA A100 Tensor Core GPU Architecture. Retrieved August 12 2024 from https:\/\/images.nvidia.com\/aem-dam\/en-zz\/Solutions\/data-center\/nvidia-ampere-architecture-whitepaper.pdf"},{"key":"e_1_3_1_15_2","doi-asserted-by":"publisher","DOI":"10.1145\/3065386"},{"key":"e_1_3_1_16_2","doi-asserted-by":"publisher","DOI":"10.1145\/355841.355847"},{"key":"e_1_3_1_17_2","unstructured":"Cerebras. 2023. Cerebras CS2. Available at https:\/\/cerebras.net\/wp-content\/Cerebras-CS2-virtual-tour\/#\/"},{"key":"e_1_3_1_18_2","unstructured":"NC State University. n.d. FreePDK Process Design Kit. Retrieved August 12 2024 from http:\/\/www.eda.ncsu.edu\/wiki\/FreePDK"},{"key":"e_1_3_1_19_2","author":"NVIDIA Corporation","year":"2017","unstructured":"NVIDIA Corporation. 2017. NVIDIA Tesla V100 GPU Architecture: The World's Most Advanced Data Center GPU. White Paper WP-80608 v1.1. NVIDIA.","journal-title":"NVIDIA Tesla V100 GPU Architecture: The World's Most Advanced Data Center GPU"},{"key":"e_1_3_1_20_2","author":"NVIDIA Corporation","year":"2018","unstructured":"NVIDIA Corporation. 2018. NVIDIA Turing GPU Architecture. White Paper WP-09183-001 v01. NVIDIA.","journal-title":"NVIDIA Turing GPU Architecture"},{"key":"e_1_3_1_21_2","first-page":"1","article-title":"Sequence to sequence learning with neural networks","volume":"27","author":"Sutskever I.","year":"2014","unstructured":"I. Sutskever, O. Vinyals, and Q. V. Le. 2014. Sequence to sequence learning with neural networks. Advances in Neural Information Processing Systems 27 (2014), 1\u20139.","journal-title":"Advances in Neural Information Processing Systems"},{"key":"e_1_3_1_22_2","doi-asserted-by":"crossref","first-page":"37","DOI":"10.1109\/MICRO.2012.13","article-title":"Warped-DMR: Light-weight error detection for GPGPU","author":"Jeon H.","year":"2012","unstructured":"H. Jeon and M. Annavaram. 2012. Warped-DMR: Light-weight error detection for GPGPU. In Proceedings of the 2012 45th Annual IEEE\/ACM International Symposium on Microarchitecture. 37\u201347.","journal-title":"Proceedings of the 2012 45th Annual IEEE\/ACM International Symposium on Microarchitecture"},{"key":"e_1_3_1_23_2","unstructured":"K. Simonyan and A. Zisserman. 2014. Very deep convolutional networks for large-scale image recognition. arXiv preprint arXiv:1409.1556 (2014)."},{"key":"e_1_3_1_24_2","doi-asserted-by":"crossref","first-page":"287","DOI":"10.1109\/IPDPS.2011.36","article-title":"Hauberk: Lightweight silent data corruption error detector for GPGPU","author":"Yim K. S.","year":"2011","unstructured":"K. S. Yim, C. Pham, M. Saleheen, Z. Kalbarczyk, and R. Iyer. 2011. Hauberk: Lightweight silent data corruption error detector for GPGPU. In Proceedings of the 2011 IEEE International Parallel and Distributed Processing Symposium. 287\u2013300.","journal-title":"Proceedings of the 2011 IEEE International Parallel and Distributed Processing Symposium"},{"key":"e_1_3_1_25_2","first-page":"522","article-title":"NVIDIA tensor core programmability, performance, and precision","author":"Markidis S.","year":"2018","unstructured":"S. Markidis, S. Chien, E. Laure, I. Peng, and J. Vetter. 2018. NVIDIA tensor core programmability, performance, and precision. In Proceedings of the IEEE International Parallel and Distributed Processing Symposium Workshops. 522\u2013531.","journal-title":"Proceedings of the IEEE International Parallel and Distributed Processing Symposium Workshops"},{"key":"e_1_3_1_26_2","doi-asserted-by":"publisher","DOI":"10.1109\/TC.2020.2980541"},{"key":"e_1_3_1_27_2","doi-asserted-by":"crossref","first-page":"49","DOI":"10.1109\/HPCA.2014.6835966","article-title":"Precision-aware soft error protection for GPUs","author":"Palframan D. J.","year":"2014","unstructured":"D. J. Palframan, N. S. Kim, and M. H. Lipasti. 2014. Precision-aware soft error protection for GPUs. In Proceedings of the 20th International Symposium on High Performance Computer Architecture (HPCA \u201914). 49\u201359.","journal-title":"Proceedings of the 20th International Symposium on High Performance Computer Architecture (HPCA \u201914)"},{"key":"e_1_3_1_28_2","doi-asserted-by":"crossref","first-page":"1083","DOI":"10.1109\/ISCA52012.2021.00088","article-title":"Dual-side sparse tensor core","author":"Wang Y.","year":"2021","unstructured":"Y. Wang, C. Zhang, Z. Xie, C. Guo, Y. Liu, and J. Leng. 2021. Dual-side sparse tensor core. In Proceedings of the 2021 ACM\/IEEE 48th Annual International Symposium on Computer Architecture (ISCA \u201921). 1083\u20131095.","journal-title":"Proceedings of the 2021 ACM\/IEEE 48th Annual International Symposium on Computer Architecture (ISCA \u201921)"},{"key":"e_1_3_1_29_2","doi-asserted-by":"crossref","DOI":"10.1145\/3352460.3358269","article-title":"Sparse tensor core: Algorithm and hardware co-design for vector-wise sparse neural networks on modern GPUs","author":"Zhu M.","year":"2019","unstructured":"M. Zhu, T. Zhang, Z. Gu, and Y. Xie. 2019. Sparse tensor core: Algorithm and hardware co-design for vector-wise sparse neural networks on modern GPUs. In Proceedings of the 52nd Annual IEEE\/ACM International Symposium on Microarchitecture.","journal-title":"Proceedings of the 52nd Annual IEEE\/ACM International Symposium on Microarchitecture"},{"key":"e_1_3_1_30_2","doi-asserted-by":"crossref","first-page":"443","DOI":"10.1109\/DSN.2014.48","article-title":"A-ABFT: Autonomous algorithm-based fault tolerance for matrix multiplications on graphics processing units","author":"Braun C.","year":"2014","unstructured":"C. Braun, S. Halder, and H. J. Wunderlich. 2014. A-ABFT: Autonomous algorithm-based fault tolerance for matrix multiplications on graphics processing units. In Proceedings of the 2014 44th Annual IEEE\/IFIP International Conference on Dependable Systems and Networks. 443\u2013454.","journal-title":"Proceedings of the 2014 44th Annual IEEE\/IFIP International Conference on Dependable Systems and Networks"},{"key":"e_1_3_1_31_2","first-page":"1","article-title":"Going deeper with convolutions","author":"Szegedy C.","year":"2015","unstructured":"C. Szegedy, Wei Liu, Yangqing Jia, Pierre Sermanet, Scott Reed, Dragomir Anguelov, Dumitru Erhan, Vincent Vanhoucke, and Andrew Rabinovich. 2015. Going deeper with convolutions. In Proceedings of the 2015 IEEE Conference on Computer Vision and Pattern Recognition (CVPR \u201915). 1\u20139.","journal-title":"Proceedings of the 2015 IEEE Conference on Computer Vision and Pattern Recognition (CVPR \u201915)"},{"key":"e_1_3_1_32_2","doi-asserted-by":"crossref","first-page":"891","DOI":"10.1145\/1403375.1403591","article-title":"Defect tolerance in homogeneous manycore processors using core-level redundancy with unified topology","author":"Zhang L.","year":"2008","unstructured":"L. Zhang, Y. Han, Q. Xu, and X. Li. 2008. Defect tolerance in homogeneous manycore processors using core-level redundancy with unified topology. In Proceedings of the Design, Automation, and Test in Europe Conference and Exhibition. 891\u2013896.","journal-title":"Proceedings of the Design, Automation, and Test in Europe Conference and Exhibition"},{"key":"e_1_3_1_33_2","unstructured":"UC Irvine Machine Learning Repository. 2013. Daily and Sports Activities: Donated on 7\/7\/2013. Retrieved August 12 2024 from https:\/\/archive.ics.uci.edu\/ml\/datasets\/Daily+and+Sports+Activities"},{"key":"e_1_3_1_34_2","author":"Siewiorek D. P.","year":"1992","unstructured":"D. P. Siewiorek and R. S. Swarz. 1992. Reliable Computer Systems: Design and Evaluation (2nd ed.). Digital Press.","journal-title":"Reliable Computer Systems: Design and Evaluation (2nd ed.)"},{"key":"e_1_3_1_35_2","first-page":"7","article-title":"An early resource characterization of deep learning on wearables, smartphones and Internet-of-Things devices","author":"Lane N. D.","year":"2015","unstructured":"N. D. Lane, S. Bhattacharya, P. Georgiev, C. Forlivesi, and F. Kawsar. 2015. An early resource characterization of deep learning on wearables, smartphones and Internet-of-Things devices. In Proceedings of the 2015 International Workshop on Internet of Things Towards Applications. 7\u201312.","journal-title":"Proceedings of the 2015 International Workshop on Internet of Things Towards Applications"},{"key":"e_1_3_1_36_2","unstructured":"NVIDIA Corporation. 2017. Programming Tensor Cores in CUDA 9. Retrieved August 12 2024 from https:\/\/docs.nvidia.com\/cuda\/archive\/9.0\/"},{"key":"e_1_3_1_37_2","unstructured":"NVIDIA Corporation. 2017. CUDA C Programming Guide (CUDA 9.0). Retrieved August 12 2024 from https:\/\/docs.nvidia.com\/cuda\/archive\/9.0\/cuda-c-programming-guide\/index.html"},{"key":"e_1_3_1_38_2","unstructured":"UC Irvine Machine Learning Repository. 1994. ISOLET: Donated on 9\/11\/1994. Retrieved August 12 2024 from http:\/\/archive.ics.uci.edu\/ml\/datasets\/ISOLET"},{"key":"e_1_3_1_39_2","unstructured":"Y. LeCun C. Cortes and C. J. Burges. 1998. MNIST Database of Handwritten Digits. Retrieved August 12 2024 from https:\/\/yann.lecun.com\/exdb\/mnist\/"},{"key":"e_1_3_1_40_2","unstructured":"A. Krizhevsky. n.d. The CIFAR-10 Dataset. Retrieved August 12 2024 from https:\/\/www.cs.toronto.edu\/~kriz\/cifar.html"},{"key":"e_1_3_1_41_2","doi-asserted-by":"publisher","DOI":"10.1007\/s11263-015-0816-y"},{"key":"e_1_3_1_42_2","unstructured":"GitHub. 2020. Caffe Model Zoo. Retrieved August 12 2024 from https:\/\/github.com\/BVLC\/caffe\/wiki\/Model-Zoo"},{"key":"e_1_3_1_43_2","doi-asserted-by":"crossref","first-page":"163","DOI":"10.1109\/ISPASS.2009.4919648","article-title":"Analyzing CUDA workloads using a detailed GPU simulator","author":"Bakhoda A.","year":"2009","unstructured":"A. Bakhoda, G. L. Yuan, W. W. L. Fung, H. Wong, and T. M. Aamodt. 2009. Analyzing CUDA workloads using a detailed GPU simulator. In Proceedings of the 2009 IEEE International Symposium on Performance Analysis of Systems and Software. 163\u2013174.","journal-title":"Proceedings of the 2009 IEEE International Symposium on Performance Analysis of Systems and Software"},{"key":"e_1_3_1_44_2","first-page":"331","article-title":"Warped-RE: Low-cost error detection and correction in GPUs","author":"Abdel-Majeed M.","year":"2015","unstructured":"M. Abdel-Majeed, W. Dweik, H. Jeon, and M. Annavaram. 2015. Warped-RE: Low-cost error detection and correction in GPUs. In Proceedings of the 45th Annual IEEE\/IFIP International Conference on Dependable Systems and Networks. 331\u2013342.","journal-title":"Proceedings of the 45th Annual IEEE\/IFIP International Conference on Dependable Systems and Networks"},{"key":"e_1_3_1_45_2","unstructured":"NVIDIA Corporation. n.d. CUTLASS: Fast Linear Algebra in CUDA C++. Retrieved August 12 2024 from https:\/\/devblogs.nvidia.com\/cutlass-linear-algebra-cuda\/."},{"key":"e_1_3_1_46_2","first-page":"1139","article-title":"On the importance of initialization and momentum in deep learning","author":"Sutskever I.","year":"2023","unstructured":"I. Sutskever, J. Martens, G. Dahl, and G. Hinton. 2023. On the importance of initialization and momentum in deep learning. In Proceedings of the International Conference on Machine Learning. 1139\u20131147.","journal-title":"Proceedings of the International Conference on Machine Learning"},{"key":"e_1_3_1_47_2","first-page":"451","article-title":"Debunking the 100x GPU vs. CPU myth: An evaluation of throughput computing on CPU and GPU","author":"Lee V. W.","year":"2010","unstructured":"V. W. Lee, C. Kim, J. Chhugani, M. Deisher, D. Kim, A. D. Nguyen, N. Satish, M. Smelyanskiy, S. Chennupaty, P. Hammarlund, R. Singhal, and P. Dubey. 2010. Debunking the 100x GPU vs. CPU myth: An evaluation of throughput computing on CPU and GPU. In Proceedings of the 37th Annual International Symposium on Computer Architecture. 451\u2013460.","journal-title":"Proceedings of the 37th Annual International Symposium on Computer Architecture"},{"key":"e_1_3_1_48_2","doi-asserted-by":"crossref","first-page":"151","DOI":"10.1145\/3352460.3358291","article-title":"SparTen: A sparse tensor accelerator for convolutional neural networks","author":"Gondimalla A.","year":"2019","unstructured":"A. Gondimalla, N. Chesnut, M. Thottethodi, and T. N. Vijaykumar. 2019. SparTen: A sparse tensor accelerator for convolutional neural networks. In Proceedings of the 52nd Annual IEEE\/ACM International Symposium on Microarchitecture. 151\u2013165.","journal-title":"Proceedings of the 52nd Annual IEEE\/ACM International Symposium on Microarchitecture"},{"key":"e_1_3_1_49_2","unstructured":"T. Dettmers and L. Zettlemoyer. 2019. Sparse networks from scratch: Faster training without losing performance. arXiv preprint arXiv:1907.04840 (2019)."},{"key":"e_1_3_1_50_2","doi-asserted-by":"crossref","first-page":"6517","DOI":"10.1109\/CVPR.2017.690","article-title":"YOLO9000: Better, faster, stronger","author":"Redmon J.","year":"2017","unstructured":"J. Redmon and A. Farhadi. 2017. YOLO9000: Better, faster, stronger. In Proceedings of the 2017 IEEE Conference on Computer Vision and Pattern Recognition (CVPR \u201917). 6517\u20136525. IEEE.","journal-title":"Proceedings of the 2017 IEEE Conference on Computer Vision and Pattern Recognition (CVPR \u201917)"},{"key":"e_1_3_1_51_2","doi-asserted-by":"crossref","first-page":"770","DOI":"10.1109\/CVPR.2016.90","article-title":"Deep residual learning for image recognition","author":"He K.","year":"2016","unstructured":"K. He, X. Zhang, S. Ren, and J. Sun. 2016. Deep residual learning for image recognition. In Proceedings of the 2016 IEEE Conference on Computer Vision and Pattern Recognition (CVPR \u201916). 770\u2013778.","journal-title":"Proceedings of the 2016 IEEE Conference on Computer Vision and Pattern Recognition (CVPR \u201916)"},{"key":"e_1_3_1_52_2","doi-asserted-by":"publisher","DOI":"10.1109\/TR.2018.2878387"},{"key":"e_1_3_1_53_2","first-page":"127","article-title":"Optimizing selective protection for CNN resilience","author":"Mahmoud A.","year":"2021","unstructured":"A. Mahmoud, S. K. S. Hari, C. W. Fletcher, S. V. Adve, C. Sakr, N. R. Shanbhag, P. Molchanov, M. B. Sullivan, T. Tsai, and S. W. Keckler. 2021. Optimizing selective protection for CNN resilience. In Proceedings of the 2021 IEEE 32nd International Symposium on Software Reliability Engineering (ISSRE \u201921). 127\u2013138.","journal-title":"Proceedings of the 2021 IEEE 32nd International Symposium on Software Reliability Engineering (ISSRE \u201921)"},{"key":"e_1_3_1_54_2","first-page":"1","article-title":"Selective hardening of CNNs based on layer vulnerability estimation","author":"Bolchini C.","year":"2022","unstructured":"C. Bolchini, L. Cassano, A. Miele, and A. Nazzari. 2022. Selective hardening of CNNs based on layer vulnerability estimation. In Proceedings of the 2022 IEEE International Symposium on Defect and Fault Tolerance in VLSI and Nanotechnology Systems (DFT \u201922). 1\u20136.","journal-title":"Proceedings of the 2022 IEEE International Symposium on Defect and Fault Tolerance in VLSI and Nanotechnology Systems (DFT \u201922)"},{"key":"e_1_3_1_55_2","doi-asserted-by":"publisher","DOI":"10.1109\/TNS.2020.2977583"},{"key":"e_1_3_1_56_2","first-page":"1","article-title":"Arithmetic-intensity-guided fault tolerance for neural network inference on GPUs","author":"Kosaian J.","year":"2021","unstructured":"J. Kosaian and K. V. Rashmi. 2021. Arithmetic-intensity-guided fault tolerance for neural network inference on GPUs. In Proceedings of the International Conference for High Performance Computing, Networking, Storage, and Analysis (SC \u201921). 1\u201315.","journal-title":"Proceedings of the International Conference for High Performance Computing, Networking, Storage, and Analysis (SC \u201921)"},{"key":"e_1_3_1_57_2","doi-asserted-by":"publisher","DOI":"10.1109\/TDSC.2021.3063083"},{"key":"e_1_3_1_58_2","doi-asserted-by":"crossref","first-page":"762","DOI":"10.1109\/MICRO.2018.00067","article-title":"SwapCodes: Error codes for hardware-software cooperative GPU pipeline error detection","author":"Sullivan M. B.","year":"2018","unstructured":"M. B. Sullivan, S. K. S. Hari, B. Zimmer, T. Tsai, and S. W. Keckler. 2018. SwapCodes: Error codes for hardware-software cooperative GPU pipeline error detection. In Proceedings of the 2018 51st Annual IEEE\/ACM International Symposium on Microarchitecture (MICRO \u201918). 762\u2013774.","journal-title":"Proceedings of the 2018 51st Annual IEEE\/ACM International Symposium on Microarchitecture (MICRO \u201918)"},{"key":"e_1_3_1_59_2","doi-asserted-by":"publisher","DOI":"10.1109\/TNS.2014.2362014"},{"key":"e_1_3_1_60_2","first-page":"1","article-title":"Transient-fault-aware design and training to enhance DNNs reliability with zero-overhead","author":"Cavagnero N.","year":"2022","unstructured":"N. Cavagnero, F. D. Santos, M. Ciccone, G. Averta, T. Tommasi, and P. Rech. 2022. Transient-fault-aware design and training to enhance DNNs reliability with zero-overhead. In Proceedings of the 2022 IEEE 28th International Symposium on On-Line Testing and Robust System Design (IOLTS \u201922). 1\u20137.","journal-title":"Proceedings of the 2022 IEEE 28th International Symposium on On-Line Testing and Robust System Design (IOLTS \u201922)"},{"key":"e_1_3_1_61_2","first-page":"1","article-title":"FAT: Training neural networks for reliable inference under hardware faults","author":"Zahid U.","year":"2020","unstructured":"U. Zahid, G. Gambardella, N. J. Fraser, M. Blott, and K. Vissers. 2020. FAT: Training neural networks for reliable inference under hardware faults. In Proceedings of the 2020 IEEE International Test Conference (ITC \u201920). 1-10.","journal-title":"Proceedings of the 2020 IEEE International Test Conference (ITC \u201920"},{"key":"e_1_3_1_62_2","first-page":"1","article-title":"Understanding error propagation in deep learning neural network (DNN) accelerators and applications","author":"Li Guanpeng","unstructured":"Guanpeng Li, Siva Kumar Sastry Hari, Michael B. Sullivan, Timothy Tsai, Karthik Pattabiraman, Joel S. Emer, Stephen W. Keckler. Understanding error propagation in deep learning neural network (DNN) accelerators and applications. In Proceedings of the International Conference for High Performance Computing, Networking, Storage, and Analysis (SC \u201917). 1\u201312.","journal-title":"Proceedings of the International Conference for High Performance Computing, Networking, Storage, and Analysis (SC \u201917)"}],"container-title":["ACM Transactions on Embedded Computing Systems"],"original-title":[],"language":"en","link":[{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/3687483","content-type":"unspecified","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/dl.acm.org\/doi\/pdf\/10.1145\/3687483","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,6,19]],"date-time":"2025-06-19T01:17:44Z","timestamp":1750295864000},"score":1,"resource":{"primary":{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/3687483"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2024,8,28]]},"references-count":61,"journal-issue":{"issue":"5","published-print":{"date-parts":[[2024,9,30]]}},"alternative-id":["10.1145\/3687483"],"URL":"https:\/\/doi.org\/10.1145\/3687483","relation":{},"ISSN":["1539-9087","1558-3465"],"issn-type":[{"value":"1539-9087","type":"print"},{"value":"1558-3465","type":"electronic"}],"subject":[],"published":{"date-parts":[[2024,8,28]]},"assertion":[{"value":"2023-09-27","order":0,"name":"received","label":"Received","group":{"name":"publication_history","label":"Publication History"}},{"value":"2024-08-02","order":2,"name":"accepted","label":"Accepted","group":{"name":"publication_history","label":"Publication History"}},{"value":"2024-08-28","order":3,"name":"published","label":"Published","group":{"name":"publication_history","label":"Publication History"}}]}}