{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,9,24]],"date-time":"2025-09-24T10:34:22Z","timestamp":1758710062944,"version":"3.44.0"},"publisher-location":"New York, NY, USA","reference-count":52,"publisher":"ACM","license":[{"start":{"date-parts":[[2025,3,30]],"date-time":"2025-03-30T00:00:00Z","timestamp":1743292800000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/www.acm.org\/publications\/policies\/copyright_policy#Background"}],"funder":[{"name":"Australian Research Council Grant","award":["DP210101984"],"award-info":[{"award-number":["DP210101984"]}]}],"content-domain":{"domain":["dl.acm.org"],"crossmark-restriction":true},"short-container-title":[],"published-print":{"date-parts":[[2025,3,30]]},"DOI":"10.1145\/3689031.3696097","type":"proceedings-article","created":{"date-parts":[[2025,3,26]],"date-time":"2025-03-26T06:25:20Z","timestamp":1742970320000},"page":"1161-1176","update-policy":"https:\/\/doi.org\/10.1145\/crossmark-policy","source":"Crossref","is-referenced-by-count":0,"title":["Pre-Stores: Proactive Software-guided Movement of Data Down the Memory Hierarchy"],"prefix":"10.1145","author":[{"ORCID":"https:\/\/orcid.org\/0009-0002-7066-9773","authenticated-orcid":false,"given":"Xiaoxiang","family":"Wu","sequence":"first","affiliation":[{"name":"University of Sydney, Sydney, Australia"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"ORCID":"https:\/\/orcid.org\/0000-0001-7580-0131","authenticated-orcid":false,"given":"Baptiste","family":"Lepers","sequence":"additional","affiliation":[{"name":"Inria, Grenoble, France, University of Neuch\u00e2tel, Neuch\u00e2tel, Switzerland"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"ORCID":"https:\/\/orcid.org\/0000-0002-4182-6920","authenticated-orcid":false,"given":"Willy","family":"Zwaenepoel","sequence":"additional","affiliation":[{"name":"University of Sydney, Sydney, Australia"}],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"320","published-online":{"date-parts":[[2025,3,30]]},"reference":[{"key":"e_1_3_2_1_1_1","volume-title":"TensorFlow: Large-scale machine learning on heterogeneous systems","author":"Abadi Mart\u00edn","year":"2015","unstructured":"Mart\u00edn Abadi, Ashish Agarwal, Paul Barham, Eugene Brevdo, Zhifeng Chen, Craig Citro, Greg S. Corrado, Andy Davis, Jeffrey Dean, Matthieu Devin, Sanjay Ghemawat, Ian Goodfellow, Andrew Harp, Geoffrey Irving, Michael Isard, Yangqing Jia, Rafal Jozefowicz, Lukasz Kaiser, Manjunath Kudlur, Josh Levenberg, Dandelion Man\u00e9, Rajat Monga, Sherry Moore, Derek Murray, Chris Olah, Mike Schuster, Jonathon Shlens, Benoit Steiner, Ilya Sutskever, Kunal Talwar, Paul Tucker, Vincent Vanhoucke, Vijay Vasudevan, Fernanda Vi\u00e9gas, Oriol Vinyals, Pete Warden, Martin Wattenberg, Martin Wicke, Yuan Yu, and Xiaoqiang Zheng. TensorFlow: Large-scale machine learning on heterogeneous systems, 2015. Software available from tensorflow.org."},{"key":"e_1_3_2_1_2_1","volume-title":"Ai acceleration with amd radeon. https:\/\/www.amd.com\/en\/products\/graphics\/radeon-ai.html","author":"Micro Devices Inc Advanced","year":"2024","unstructured":"Inc Advanced Micro Devices. Ai acceleration with amd radeon. https:\/\/www.amd.com\/en\/products\/graphics\/radeon-ai.html, 2024."},{"volume-title":"L210 Cache Controller Technical Reference Manual. https:\/\/developer.arm.com\/documentation\/ddi0284\/g\/Babeegje","year":"2023","key":"e_1_3_2_1_3_1","unstructured":"Arm. L210 Cache Controller Technical Reference Manual. https:\/\/developer.arm.com\/documentation\/ddi0284\/g\/Babeegje, 2023."},{"key":"e_1_3_2_1_4_1","doi-asserted-by":"publisher","DOI":"10.1145\/1531793.1531803"},{"key":"e_1_3_2_1_5_1","unstructured":"David Bailey Tim Harris William Saphir Rob Van Der Wijngaart Alex Woo and Maurice Yarrow. The nas parallel benchmarks 2.0. Technical report Technical Report NAS-95-020 NASA Ames Research Center 1995."},{"key":"e_1_3_2_1_6_1","doi-asserted-by":"publisher","DOI":"10.1145\/195473.195527"},{"key":"e_1_3_2_1_7_1","doi-asserted-by":"publisher","DOI":"10.1145\/248209.237195"},{"key":"e_1_3_2_1_8_1","doi-asserted-by":"publisher","DOI":"10.1145\/144965.145004"},{"key":"e_1_3_2_1_9_1","doi-asserted-by":"publisher","DOI":"10.1145\/3503222.3507742"},{"key":"e_1_3_2_1_10_1","volume-title":"Discover advanced memory with intel\u00ae optane\u2122 pmem. https:\/\/www.intel.com\/content\/www\/us\/en\/products\/details\/memory-storage\/optane-dc-persistent-memory.html","author":"Intel Corporation","year":"2024","unstructured":"Intel Corporation. Discover advanced memory with intel\u00ae optane\u2122 pmem. https:\/\/www.intel.com\/content\/www\/us\/en\/products\/details\/memory-storage\/optane-dc-persistent-memory.html, 2024."},{"key":"e_1_3_2_1_11_1","volume-title":"From intel\u00ae optane\u2122 persistent memory to cxl. https:\/\/www.intel.com\/content\/www\/us\/en\/products\/docs\/memory-storage\/optane-persistent-memory-to-cxl-attached-memory.html","author":"Intel Corporation","year":"2024","unstructured":"Intel Corporation. From intel\u00ae optane\u2122 persistent memory to cxl. https:\/\/www.intel.com\/content\/www\/us\/en\/products\/docs\/memory-storage\/optane-persistent-memory-to-cxl-attached-memory.html, 2024."},{"key":"e_1_3_2_1_12_1","unstructured":"Intel Corporation. Intel\u00ae accelerator engines for demanding workloads help enhance roi. https:\/\/www.intel.com\/content\/www\/us\/en\/products\/docs\/accelerator-engines\/overview.html#:~:text=Intel%C2%AE%20Accelerator%20Engines%20are cloud%2C%20and%20at%20the%20edge. 2024."},{"key":"e_1_3_2_1_13_1","volume-title":"Intel\u00ae xeon\u00ae cpu max series. https:\/\/www.intel.com\/content\/www\/us\/en\/products\/details\/processors\/xeon\/max-series.html","author":"Intel Corporation","year":"2024","unstructured":"Intel Corporation. Intel\u00ae xeon\u00ae cpu max series. https:\/\/www.intel.com\/content\/www\/us\/en\/products\/details\/processors\/xeon\/max-series.html, 2024."},{"key":"e_1_3_2_1_14_1","volume-title":"Pin - a dynamic binary instrumentation tool. https:\/\/www.intel.com\/content\/www\/us\/en\/developer\/articles\/tool\/pin-a-dynamic-binary-instrumentation-tool.html","author":"Intel Corporation","year":"2024","unstructured":"Intel Corporation. Pin - a dynamic binary instrumentation tool. https:\/\/www.intel.com\/content\/www\/us\/en\/developer\/articles\/tool\/pin-a-dynamic-binary-instrumentation-tool.html, 2024."},{"key":"e_1_3_2_1_15_1","volume-title":"A utility for configuring and managing intel\u00ae optane\u2122 persistent memory modules (pmem). https:\/\/github.com\/intel\/ipmctl","author":"Intel Corporation","year":"2024","unstructured":"Intel Corporation. A utility for configuring and managing intel\u00ae optane\u2122 persistent memory modules (pmem). https:\/\/github.com\/intel\/ipmctl, 2024."},{"key":"e_1_3_2_1_16_1","doi-asserted-by":"publisher","DOI":"10.1145\/2786763.2694359"},{"key":"e_1_3_2_1_17_1","volume-title":"X9 - High performance message passing library. https:\/\/github.com\/df308\/x9","author":"Flores Diogo","year":"2023","unstructured":"Diogo Flores. X9 - High performance message passing library. https:\/\/github.com\/df308\/x9, 2023."},{"key":"e_1_3_2_1_18_1","doi-asserted-by":"publisher","DOI":"10.1145\/3552326.3587447"},{"key":"e_1_3_2_1_19_1","unstructured":"Ga\u00ebl Guennebaud Beno\u00eet Jacob et al. Eigen v3. http:\/\/eigen.tuxfamily.org 2010."},{"key":"e_1_3_2_1_20_1","volume-title":"Apple introduces m4 chip. https:\/\/www.apple.com\/au\/newsroom\/2024\/05\/apple-introduces-m4-chip\/","author":"Apple Inc.","year":"2024","unstructured":"Apple Inc. Apple introduces m4 chip. https:\/\/www.apple.com\/au\/newsroom\/2024\/05\/apple-introduces-m4-chip\/, 2024."},{"key":"e_1_3_2_1_21_1","doi-asserted-by":"publisher","DOI":"10.1145\/1542275.1542349"},{"key":"e_1_3_2_1_22_1","doi-asserted-by":"publisher","DOI":"10.1145\/2038698.2038716"},{"key":"e_1_3_2_1_23_1","first-page":"191","volume-title":"17th USENIX Conference on File and Storage Technologies (FAST 19)","author":"Kaiyrakhmet Olzhas","year":"2019","unstructured":"Olzhas Kaiyrakhmet, Songyi Lee, Beomseok Nam, Sam H Noh, and Young-ri Choi. {SLM-DB}:{Single-Level}{Key-Value} store with persistent memory. In 17th USENIX Conference on File and Storage Technologies (FAST 19), pages 191--205, 2019."},{"key":"e_1_3_2_1_24_1","volume-title":"Page placement algorithms for large real-indexed caches. ACM Transactions on Computer Systems (TOCS), 10(4):338--359","author":"Kessler Richard E","year":"1992","unstructured":"Richard E Kessler and Mark D Hill. Page placement algorithms for large real-indexed caches. ACM Transactions on Computer Systems (TOCS), 10(4):338--359, 1992."},{"key":"e_1_3_2_1_25_1","doi-asserted-by":"publisher","DOI":"10.1109\/HPCA.2014.6835954"},{"key":"e_1_3_2_1_26_1","doi-asserted-by":"publisher","DOI":"10.1016\/j.micpro.2017.03.007"},{"key":"e_1_3_2_1_27_1","doi-asserted-by":"publisher","DOI":"10.1109\/IPDPSW.2013.231"},{"key":"e_1_3_2_1_28_1","first-page":"519","volume-title":"17th USENIX Symposium on Operating Systems Design and Implementation (OSDI 23)","author":"Lepers Baptiste","year":"2023","unstructured":"Baptiste Lepers and Willy Zwaenepoel. Johnny cache: the end of DRAM cache conflicts (in tiered main memory systems). In 17th USENIX Symposium on Operating Systems Design and Implementation (OSDI 23), pages 519--534, Boston, MA, July 2023. USENIX Association."},{"key":"e_1_3_2_1_29_1","doi-asserted-by":"publisher","DOI":"10.1145\/3297858.3304015"},{"key":"e_1_3_2_1_30_1","doi-asserted-by":"crossref","first-page":"182","DOI":"10.1109\/MICRO.1998.742780","volume-title":"Proceedings. 31st Annual ACM\/IEEE International Symposium on Microarchitecture","author":"Luk Chi-Keung","year":"1998","unstructured":"Chi-Keung Luk and Todd C Mowry. Cooperative prefetching: Compiler and hardware support for effective instruction prefetching in modern processors. In Proceedings. 31st Annual ACM\/IEEE International Symposium on Microarchitecture, pages 182--193. IEEE, 1998."},{"key":"e_1_3_2_1_31_1","doi-asserted-by":"publisher","DOI":"10.1145\/2168836.2168855"},{"key":"e_1_3_2_1_32_1","volume-title":"https:\/\/www.phoronix-test-suite.com\/","author":"Media Phoronix","year":"2023","unstructured":"Phoronix Media. Open-Source, Automated Benchmarking. https:\/\/www.phoronix-test-suite.com\/, 2023."},{"key":"e_1_3_2_1_33_1","volume-title":"A survey of recent prefetching techniques for processor caches. ACM Computing Surveys (CSUR), 49(2):1--35","author":"Mittal Sparsh","year":"2016","unstructured":"Sparsh Mittal. A survey of recent prefetching techniques for processor caches. ACM Computing Surveys (CSUR), 49(2):1--35, 2016."},{"key":"e_1_3_2_1_34_1","volume-title":"Tolerating latency in multiprocessors through compiler-inserted prefetching. ACM Transactions on Computer Systems (TOCS), 16(1):55--92","author":"Mowry Todd C","year":"1998","unstructured":"Todd C Mowry. Tolerating latency in multiprocessors through compiler-inserted prefetching. ACM Transactions on Computer Systems (TOCS), 16(1):55--92, 1998."},{"key":"e_1_3_2_1_35_1","doi-asserted-by":"publisher","DOI":"10.1109\/HPCA.2004.10030"},{"key":"e_1_3_2_1_36_1","doi-asserted-by":"publisher","DOI":"10.1145\/68182.68204"},{"key":"e_1_3_2_1_37_1","doi-asserted-by":"publisher","DOI":"10.1145\/224056.224064"},{"key":"e_1_3_2_1_38_1","volume-title":"Proceedings of the ACM on Programming Languages, 6(POPL):1--31","author":"Raad Azalea","year":"2022","unstructured":"Azalea Raad, Luc Maranget, and Viktor Vafeiadis. Extending intel-x86 consistency and persistency: Formalising the semantics of intel-x86 memory types and non-temporal stores. Proceedings of the ACM on Programming Languages, 6(POPL):1--31, 2022."},{"volume-title":"Samsung electronics introduces industry's first 512gb cxl memory module. https:\/\/news.samsung.com\/global\/samsung-electronics-introduces-industrys-first-512gb-cxl-memory-module","year":"2024","key":"e_1_3_2_1_39_1","unstructured":"Samsung. Samsung electronics introduces industry's first 512gb cxl memory module. https:\/\/news.samsung.com\/global\/samsung-electronics-introduces-industrys-first-512gb-cxl-memory-module, 2024."},{"key":"e_1_3_2_1_40_1","article-title":"A study on cache replacement policies in coherent chip multiprocessor systems (cmps)","volume":"5","author":"Satish Deeksha","year":"2018","unstructured":"Deeksha Satish and S Manimala. A study on cache replacement policies in coherent chip multiprocessor systems (cmps). International Journal For Technological Research In Engineering, Volume 5, 2018.","journal-title":"International Journal For Technological Research In Engineering"},{"key":"e_1_3_2_1_41_1","volume-title":"An introduction to the compute express link (cxl) interconnect. arXiv preprint arXiv:2306.11227","author":"Sharma Debendra Das","year":"2023","unstructured":"Debendra Das Sharma, Robert Blankenship, and Daniel S Berger. An introduction to the compute express link (cxl) interconnect. arXiv preprint arXiv:2306.11227, 2023."},{"key":"e_1_3_2_1_42_1","doi-asserted-by":"publisher","DOI":"10.1145\/3079856.3080240"},{"key":"e_1_3_2_1_43_1","doi-asserted-by":"publisher","DOI":"10.1007\/978-3-030-44914-8_23"},{"key":"e_1_3_2_1_44_1","doi-asserted-by":"publisher","DOI":"10.1145\/1272998.1273004"},{"key":"e_1_3_2_1_45_1","volume-title":"Intel Ivy Bridge Cache Replacement Policy. https:\/\/blog.stuffedcow.net\/2013\/01\/ivb-cache-replacement\/","author":"Wong Henry","year":"2013","unstructured":"Henry Wong. Intel Ivy Bridge Cache Replacement Policy. https:\/\/blog.stuffedcow.net\/2013\/01\/ivb-cache-replacement\/, 2013."},{"key":"e_1_3_2_1_46_1","doi-asserted-by":"publisher","DOI":"10.1145\/2155620.2155672"},{"key":"e_1_3_2_1_47_1","doi-asserted-by":"publisher","DOI":"10.1145\/3410463.3414625"},{"key":"e_1_3_2_1_48_1","first-page":"1","volume-title":"20th USENIX Conference on File and Storage Technologies (FAST 22)","author":"Wu Kan","year":"2022","unstructured":"Kan Wu, Kaiwei Tu, Yuvraj Patel, Rathijit Sen, Kwanghyun Park, Andrea Arpaci-Dusseau, and Remzi Arpaci-Dusseau. {NyxCache}: Flexible and efficient multi-tenant persistent memory caching. In 20th USENIX Conference on File and Storage Technologies (FAST 22), pages 1--16, 2022."},{"key":"e_1_3_2_1_49_1","doi-asserted-by":"crossref","unstructured":"Yuanchao Xu Yuanyuan Xu Min Tang Liangliang Zhang and Yazhu Lan. Asymmetry & locality-aware cache bypass and flush for nvm-based unified persistent memory. In 2019 IEEE Intl Conf on Parallel & Distributed Processing with Applications Big Data & Cloud Computing Sustainable Computing & Communications Social Computing & Networking (ISPA\/BDCloud\/SocialCom\/SustainCom) pages 168--175. IEEE 2019.","DOI":"10.1109\/ISPA-BDCloud-SustainCom-SocialCom48970.2019.00034"},{"key":"e_1_3_2_1_50_1","doi-asserted-by":"publisher","DOI":"10.1145\/1519065.1519076"},{"key":"e_1_3_2_1_51_1","doi-asserted-by":"publisher","DOI":"10.1109\/MSST.2015.7208275"},{"key":"e_1_3_2_1_52_1","doi-asserted-by":"publisher","DOI":"10.1145\/1735971.1736036"}],"event":{"name":"EuroSys '25: Twentieth European Conference on Computer Systems","sponsor":["SIGOPS ACM Special Interest Group on Operating Systems"],"location":"Rotterdam Netherlands","acronym":"EuroSys '25"},"container-title":["Proceedings of the Twentieth European Conference on Computer Systems"],"original-title":[],"link":[{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/3689031.3696097","content-type":"unspecified","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/dl.acm.org\/doi\/pdf\/10.1145\/3689031.3696097","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,8,21]],"date-time":"2025-08-21T11:23:11Z","timestamp":1755775391000},"score":1,"resource":{"primary":{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/3689031.3696097"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2025,3,30]]},"references-count":52,"alternative-id":["10.1145\/3689031.3696097","10.1145\/3689031"],"URL":"https:\/\/doi.org\/10.1145\/3689031.3696097","relation":{},"subject":[],"published":{"date-parts":[[2025,3,30]]},"assertion":[{"value":"2025-03-30","order":3,"name":"published","label":"Published","group":{"name":"publication_history","label":"Publication History"}}]}}