{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,6,28]],"date-time":"2025-06-28T07:04:49Z","timestamp":1751094289788,"version":"3.41.0"},"reference-count":45,"publisher":"Association for Computing Machinery (ACM)","issue":"6","license":[{"start":{"date-parts":[[2024,10,8]],"date-time":"2024-10-08T00:00:00Z","timestamp":1728345600000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/www.acm.org\/publications\/policies\/copyright_policy#Background"}],"content-domain":{"domain":["dl.acm.org"],"crossmark-restriction":true},"short-container-title":["ACM Trans. Des. Autom. Electron. Syst."],"published-print":{"date-parts":[[2024,11,30]]},"abstract":"<jats:p>Designing robust performance models for modern complex digital circuits in the face of rapidly accelerating process variations is a critical yet demanding task. This paper introduces an efficient statistical performance modeling approach for VLSI digital circuits that incurs minimal computational expense. The fundamental concept involves capitalizing on knowledge gained from circuit modeling in one technology node to streamline the modeling process in another. This is achieved by merging previously established statistical models of process technology with a limited set of simulation data from a subsequent process technology through transfer learning. Comprehensive experiments conducted across diverse technology nodes demonstrate that the proposed framework is robust, precise, efficient in data usage, and computationally superior to other cutting-edge performance modeling techniques.<\/jats:p>","DOI":"10.1145\/3689435","type":"journal-article","created":{"date-parts":[[2024,8,23]],"date-time":"2024-08-23T11:23:38Z","timestamp":1724412218000},"page":"1-33","update-policy":"https:\/\/doi.org\/10.1145\/crossmark-policy","source":"Crossref","is-referenced-by-count":2,"title":["Transfer Learning Enabled Modeling Paradigm for PVT-aware Circuit Performance Estimation"],"prefix":"10.1145","volume":"29","author":[{"ORCID":"https:\/\/orcid.org\/0000-0003-0793-3244","authenticated-orcid":false,"given":"Deepthi","family":"Amuru","sequence":"first","affiliation":[{"name":"CVEST, Electronics and Communication Engineering, International Institute of Information Technology, Hyderabad (IIITH), Gachibowli, India"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"ORCID":"https:\/\/orcid.org\/0009-0002-4799-2273","authenticated-orcid":false,"given":"Raja Mavullu","family":"Vechalapu","sequence":"additional","affiliation":[{"name":"CVEST, Electronics and Communication Engineering, International Institute of Information Technology, Hyderabad (IIITH), Gachibowli, India"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"ORCID":"https:\/\/orcid.org\/0000-0002-3747-3640","authenticated-orcid":false,"given":"Zia","family":"Abbas","sequence":"additional","affiliation":[{"name":"CVEST, Electronics and Communication Engineering, International Institute of Information Technology, Hyderabad (IIITH), Gachibowli, India"}],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"320","published-online":{"date-parts":[[2024,10,8]]},"reference":[{"key":"e_1_3_1_2_2","unstructured":"2017. BSIM4 Model. https:\/\/bsim.berkeley.edu\/models\/bsim4\/"},{"key":"e_1_3_1_3_2","unstructured":"2022. 2022. International Roadmap for Devices and Systems [online]. https:\/\/irds.ieee.org\/editions\/2022"},{"key":"e_1_3_1_4_2","unstructured":"2023. BSIM-CMG Model. http:\/\/bsim.berkeley.edu\/models\/bsimcmg\/"},{"key":"e_1_3_1_5_2","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2013.2294550"},{"key":"e_1_3_1_6_2","doi-asserted-by":"crossref","first-page":"283","DOI":"10.1007\/978-981-10-7329-8_29","article-title":"Geometry scaling impact on leakage currents in FinFET standard cells based on a logic-level leakage estimation","volume":"471","author":"Abbas Zia","year":"2018","unstructured":"Zia Abbas, Andleeb Zahra, Mauro Olivieri, and Antonio Mastrandrea. 2018. Geometry scaling impact on leakage currents in FinFET standard cells based on a logic-level leakage estimation. Microelectronics, Electromagnetics and Telecommunications: Proceedings of ICMEET 2017 471 (2018), 283.","journal-title":"Microelectronics, Electromagnetics and Telecommunications: Proceedings of ICMEET 2017"},{"key":"e_1_3_1_7_2","first-page":"1","volume-title":"2022 International Symposium on VLSI Design, Automation and Test (VLSI-DAT\u201922)","author":"Agarwal Kushagra","year":"2022","unstructured":"Kushagra Agarwal, Aryamaan Jain, Deepthi Amuru, and Zia Abbas. 2022. Fast and efficient ResNN and genetic optimization for PVT aware performance enhancement in digital circuits. In 2022 International Symposium on VLSI Design, Automation and Test (VLSI-DAT\u201922). IEEE, 1\u20134."},{"key":"e_1_3_1_8_2","doi-asserted-by":"publisher","DOI":"10.1007\/978-3-319-94463-0_3"},{"key":"e_1_3_1_9_2","first-page":"1","volume-title":"2020 IEEE International Symposium on Circuits and Systems (ISCAS\u201920)","author":"Amuru D.","year":"2020","unstructured":"D. Amuru, M. S. Ahmed, and Z. Abbas. 2020. An efficient gradient boosting approach for PVT aware estimation of leakage power and propagation delay in CMOS\/FinFET digital cells. In 2020 IEEE International Symposium on Circuits and Systems (ISCAS\u201920). 1\u20135."},{"key":"e_1_3_1_10_2","doi-asserted-by":"crossref","first-page":"565","DOI":"10.1007\/978-981-32-9767-8_47","volume-title":"International Symposium on VLSI Design and Test","author":"Amuru Deepthi","year":"2019","unstructured":"Deepthi Amuru, Andleeb Zahra, and Zia Abbas. 2019. Statistical variation aware leakage and total power estimation of 16 nm VLSI digital circuits based on regression models. In International Symposium on VLSI Design and Test. Springer, 565\u2013578."},{"key":"e_1_3_1_11_2","article-title":"Multi-task feature learning","volume":"19","author":"Argyriou Andreas","year":"2006","unstructured":"Andreas Argyriou, Theodoros Evgeniou, and Massimiliano Pontil. 2006. Multi-task feature learning. Advances in Neural Information Processing Systems 19 (2006).","journal-title":"Advances in Neural Information Processing Systems"},{"key":"e_1_3_1_12_2","doi-asserted-by":"publisher","DOI":"10.1109\/ISQED.2007.125"},{"key":"e_1_3_1_13_2","doi-asserted-by":"publisher","DOI":"10.1017\/CBO9781316156148.003"},{"key":"e_1_3_1_14_2","first-page":"139","volume-title":"2014 IEEE 32nd International Conference on Computer Design (ICCD\u201914)","author":"Carballo Juan-Antonio","year":"2014","unstructured":"Juan-Antonio Carballo, Wei-Ting Jonas Chan, Paolo A. Gargini, Andrew B. Kahng, and Siddhartha Nath. 2014. ITRS 2.0: Toward a re-framing of the semiconductor technology roadmap. In 2014 IEEE 32nd International Conference on Computer Design (ICCD\u201914). IEEE, 139\u2013146."},{"key":"e_1_3_1_15_2","doi-asserted-by":"publisher","DOI":"10.1109\/VLSID.2014.89"},{"key":"e_1_3_1_16_2","doi-asserted-by":"publisher","DOI":"10.1109\/VLSID.2012.77"},{"key":"e_1_3_1_17_2","unstructured":"Zhengqi Gao and Duane S. Boning. 2023. A Review of Bayesian Methods in Electronic Design Automation. arxiv:2304.09723 [stat.AP]"},{"key":"e_1_3_1_18_2","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2022.3174170"},{"key":"e_1_3_1_19_2","doi-asserted-by":"publisher","DOI":"10.1109\/SMACD.2012.6339387"},{"key":"e_1_3_1_20_2","doi-asserted-by":"publisher","DOI":"10.1007\/s10710-017-9314-z"},{"key":"e_1_3_1_21_2","doi-asserted-by":"crossref","first-page":"61","DOI":"10.1109\/APCCAS47518.2019.8953073","volume-title":"2019 IEEE Asia Pacific Conference on Circuits and Systems (APCCAS\u201919)","author":"Gourishetty S.","year":"2019","unstructured":"S. Gourishetty, H. Mandadapu, A. Zahra, and Z. Abbas. 2019. A highly accurate machine learning approach to modelling PVT variation aware leakage power in FinFET digital circuits. In 2019 IEEE Asia Pacific Conference on Circuits and Systems (APCCAS\u201919). 61\u201364."},{"key":"e_1_3_1_22_2","doi-asserted-by":"publisher","DOI":"10.1080\/08839514.2021.1966885"},{"issue":"8","key":"e_1_3_1_23_2","doi-asserted-by":"crossref","first-page":"1627","DOI":"10.1109\/TCAD.2017.2760519","article-title":"Leakage models for high-level power estimation","volume":"37","author":"Helms Domenik","year":"2017","unstructured":"Domenik Helms, Reef Eilers, Malte Metzdorf, and Wolfgang Nebel. 2017. Leakage models for high-level power estimation. IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems 37, 8 (2017), 1627\u20131639.","journal-title":"IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems"},{"key":"e_1_3_1_24_2","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2010.2049059"},{"key":"e_1_3_1_25_2","doi-asserted-by":"publisher","DOI":"10.1109\/IEDM.2015.7409787"},{"key":"e_1_3_1_26_2","doi-asserted-by":"publisher","DOI":"10.3390\/app12042192"},{"issue":"6","key":"e_1_3_1_27_2","doi-asserted-by":"crossref","first-page":"1429","DOI":"10.1109\/TVLSI.2013.2269838","article-title":"Logic drivers: A propagation delay modeling paradigm for statistical simulation of standard cell designs","volume":"22","author":"Olivieri Mauro","year":"2013","unstructured":"Mauro Olivieri and Antonio Mastrandrea. 2013. Logic drivers: A propagation delay modeling paradigm for statistical simulation of standard cell designs. IEEE Transactions on Very Large Scale Integration (VLSI) Systems 22, 6 (2013), 1429\u20131440.","journal-title":"IEEE Transactions on Very Large Scale Integration (VLSI) Systems"},{"key":"e_1_3_1_28_2","doi-asserted-by":"publisher","DOI":"10.1109\/TKDE.2009.191"},{"key":"e_1_3_1_29_2","volume-title":"The Art of Data Science: A Guide for Anyone who Works with Data","author":"Peng Roger D.","year":"2016","unstructured":"Roger D. Peng and Elizabeth Matsui. 2016. The Art of Data Science: A Guide for Anyone who Works with Data. Skybrude consulting LLC."},{"key":"e_1_3_1_30_2","doi-asserted-by":"publisher","DOI":"10.1007\/978-3-642-35289-8_5"},{"key":"e_1_3_1_31_2","doi-asserted-by":"publisher","DOI":"10.1016\/j.eswa.2023.121757"},{"key":"e_1_3_1_32_2","volume-title":"TensorFlow for Deep Learning: From Linear Regression to Reinforcement Learning (1st ed.)","author":"Ramsundar Bharath","year":"2018","unstructured":"Bharath Ramsundar and Reza Bosagh Zadeh. 2018. TensorFlow for Deep Learning: From Linear Regression to Reinforcement Learning (1st ed.). O\u2019Reilly Media, Inc."},{"key":"e_1_3_1_33_2","doi-asserted-by":"publisher","DOI":"10.1109\/TNANO.2019.2942456"},{"key":"e_1_3_1_34_2","doi-asserted-by":"publisher","DOI":"10.1109\/JPROC.2015.2494218"},{"key":"e_1_3_1_35_2","doi-asserted-by":"publisher","DOI":"10.1155\/2017\/5947819"},{"key":"e_1_3_1_36_2","series-title":"Proceedings of Machine Learning Research","first-page":"2171","volume-title":"Proceedings of the 32nd International Conference on Machine Learning","volume":"37","author":"Snoek Jasper","year":"2015","unstructured":"Jasper Snoek, Oren Rippel, Kevin Swersky, Ryan Kiros, Nadathur Satish, Narayanan Sundaram, Mostofa Patwary, Mr Prabhat, and Ryan Adams. 2015. Scalable Bayesian optimization using deep neural networks. In Proceedings of the 32nd International Conference on Machine Learning(Proceedings of Machine Learning Research, Vol. 37), Francis Bach and David Blei (Eds.). PMLR, Lille, France, 2171\u20132180. https:\/\/proceedings.mlr.press\/v37\/snoek15.html"},{"key":"e_1_3_1_37_2","doi-asserted-by":"publisher","DOI":"10.1016\/j.vlsi.2017.02.002"},{"key":"e_1_3_1_38_2","first-page":"270","volume-title":"Artificial Neural Networks and Machine Learning \u2013 ICANN 2018","author":"Tan Chuanqi","year":"2018","unstructured":"Chuanqi Tan, Fuchun Sun, Tao Kong, Wenchang Zhang, Chao Yang, and Chunfang Liu. 2018. A survey on deep transfer learning. In Artificial Neural Networks and Machine Learning \u2013 ICANN 2018, V\u011bra K\u016frkov\u00e1, Yannis Manolopoulos, Barbara Hammer, Lazaros Iliadis, and Ilias Maglogiannis (Eds.). Springer International Publishing, Cham, 270\u2013279."},{"key":"e_1_3_1_39_2","doi-asserted-by":"publisher","DOI":"10.1109\/VLSI.2008.38"},{"key":"e_1_3_1_40_2","doi-asserted-by":"publisher","DOI":"10.1109\/ICCAD.2015.7372621"},{"key":"e_1_3_1_41_2","doi-asserted-by":"publisher","DOI":"10.1109\/CSTIC58779.2023.10219253"},{"key":"e_1_3_1_42_2","doi-asserted-by":"publisher","DOI":"10.1186\/s40537-016-0043-6"},{"key":"e_1_3_1_43_2","doi-asserted-by":"publisher","DOI":"10.1109\/ISCAS48785.2022.9937457"},{"key":"e_1_3_1_44_2","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2013.2293886"},{"key":"e_1_3_1_45_2","first-page":"1383","volume-title":"2015 Design, Automation & Test in Europe Conference & Exhibition (DATE\u201915)","author":"Yu Li","year":"2015","unstructured":"Li Yu, Sharad Saxena, Christopher Hess, Ibrahim Abe M. Elfadel, Dimitri Antoniadis, and Duane Boning. 2015. Statistical library characterization using belief propagation across multiple technology nodes. In 2015 Design, Automation & Test in Europe Conference & Exhibition (DATE\u201915). IEEE, 1383\u20131388."},{"key":"e_1_3_1_46_2","doi-asserted-by":"publisher","DOI":"10.1016\/j.microrel.2015.06.039"}],"container-title":["ACM Transactions on Design Automation of Electronic Systems"],"original-title":[],"language":"en","link":[{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/3689435","content-type":"unspecified","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/dl.acm.org\/doi\/pdf\/10.1145\/3689435","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,6,19]],"date-time":"2025-06-19T00:05:45Z","timestamp":1750291545000},"score":1,"resource":{"primary":{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/3689435"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2024,10,8]]},"references-count":45,"journal-issue":{"issue":"6","published-print":{"date-parts":[[2024,11,30]]}},"alternative-id":["10.1145\/3689435"],"URL":"https:\/\/doi.org\/10.1145\/3689435","relation":{},"ISSN":["1084-4309","1557-7309"],"issn-type":[{"type":"print","value":"1084-4309"},{"type":"electronic","value":"1557-7309"}],"subject":[],"published":{"date-parts":[[2024,10,8]]},"assertion":[{"value":"2023-10-17","order":0,"name":"received","label":"Received","group":{"name":"publication_history","label":"Publication History"}},{"value":"2024-08-08","order":2,"name":"accepted","label":"Accepted","group":{"name":"publication_history","label":"Publication History"}},{"value":"2024-10-08","order":3,"name":"published","label":"Published","group":{"name":"publication_history","label":"Publication History"}}]}}