{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,11,5]],"date-time":"2025-11-05T11:32:47Z","timestamp":1762342367877,"version":"3.41.0"},"publisher-location":"New York, NY, USA","reference-count":45,"publisher":"ACM","license":[{"start":{"date-parts":[[2024,10,17]],"date-time":"2024-10-17T00:00:00Z","timestamp":1729123200000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/creativecommons.org\/licenses\/by-sa\/4.0\/"}],"content-domain":{"domain":["dl.acm.org"],"crossmark-restriction":true},"short-container-title":[],"published-print":{"date-parts":[[2024,10,17]]},"DOI":"10.1145\/3689490.3690399","type":"proceedings-article","created":{"date-parts":[[2024,10,17]],"date-time":"2024-10-17T11:00:47Z","timestamp":1729162847000},"page":"12-22","update-policy":"https:\/\/doi.org\/10.1145\/crossmark-policy","source":"Crossref","is-referenced-by-count":1,"title":["Accelerate RISC-V Instruction Set Simulation by Tiered JIT Compilation"],"prefix":"10.1145","author":[{"ORCID":"https:\/\/orcid.org\/0009-0002-2553-4415","authenticated-orcid":false,"given":"Yen-Fu","family":"Chen","sequence":"first","affiliation":[{"name":"National Cheng Kung University, Tainan, Taiwan"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"ORCID":"https:\/\/orcid.org\/0009-0000-8270-3241","authenticated-orcid":false,"given":"Meng-Hung","family":"Chen","sequence":"additional","affiliation":[{"name":"National Cheng Kung University, Tainan, Taiwan"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"ORCID":"https:\/\/orcid.org\/0000-0003-2109-6972","authenticated-orcid":false,"given":"Ching-Chun","family":"Huang","sequence":"additional","affiliation":[{"name":"National Cheng Kung University, Tainan, Taiwan"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"ORCID":"https:\/\/orcid.org\/0000-0001-8967-1385","authenticated-orcid":false,"given":"Chia-Heng","family":"Tu","sequence":"additional","affiliation":[{"name":"National Cheng Kung University, Tainan, Taiwan"}],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"320","published-online":{"date-parts":[[2024,10,17]]},"reference":[{"key":"e_1_3_2_1_2_1","volume-title":"FREENIX Track: 2005 USENIX Annual Technical Conference.","author":"Bellard Fabrice","year":"2005","unstructured":"Fabrice Bellard. 2005. QEMU, a Fast and Portable Dynamic Translator. In FREENIX Track: 2005 USENIX Annual Technical Conference."},{"key":"e_1_3_2_1_3_1","doi-asserted-by":"publisher","DOI":"10.1145\/1565824.1565827"},{"key":"e_1_3_2_1_4_1","doi-asserted-by":"publisher","DOI":"10.5555\/295545.295551"},{"key":"e_1_3_2_1_5_1","unstructured":"Christopher Celio Palmer Dabbelt David A Patterson and Krste Asanovi\u0107. 2016. The Renewed Case for the Reduced Instruction Set Computer: Avoiding ISA Bloat with Macro-Op Fusion for RISC-V. arXiv preprint arXiv:1607.02318."},{"key":"e_1_3_2_1_6_1","doi-asserted-by":"publisher","DOI":"10.1145\/872726.806984"},{"key":"e_1_3_2_1_7_1","volume-title":"Register allocation via coloring. Computer languages, 6, 1","author":"Chaitin Gregory J","year":"1981","unstructured":"Gregory J Chaitin, Marc A Auslander, Ashok K Chandra, John Cocke, Martin E Hopkins, and Peter W Markstein. 1981. Register allocation via coloring. Computer languages, 6, 1 (1981), 47\u201357."},{"key":"e_1_3_2_1_8_1","doi-asserted-by":"publisher","DOI":"10.1145\/3126522"},{"key":"e_1_3_2_1_9_1","volume-title":"ESCA: Effective System Call Aggregation for Event-Driven Servers. In 2022 30th Euromicro International Conference on Parallel, Distributed and Network-based Processing (PDP). 18\u201325","author":"Cheng Yu-Cheng","year":"2022","unstructured":"Yu-Cheng Cheng, Ching-Chun Jim Huang, and Chia-Heng Tu. 2022. ESCA: Effective System Call Aggregation for Event-Driven Servers. In 2022 30th Euromicro International Conference on Parallel, Distributed and Network-based Processing (PDP). 18\u201325."},{"key":"e_1_3_2_1_10_1","volume-title":"1996 Proceedings of International Conference on Software Maintenance. 340\u2013349","author":"Malhotra Cifuentes","year":"1996","unstructured":"Cifuentes and Malhotra. 1996. Binary translation: Static, dynamic, retargetable? In 1996 Proceedings of International Conference on Software Maintenance. 340\u2013349."},{"key":"e_1_3_2_1_11_1","volume-title":"First Workshop on Computer Architecture Research with RISC-V (CARRV).","author":"Clark Michael","year":"2017","unstructured":"Michael Clark and Bruce Hoult. 2017. rv8: a high performance RISC-V to x86 binary translator. In First Workshop on Computer Architecture Research with RISC-V (CARRV)."},{"key":"e_1_3_2_1_12_1","first-page":"1","article-title":"The new Linux perf tools","volume":"18","author":"De Melo Arnaldo Carvalho","year":"2010","unstructured":"Arnaldo Carvalho De Melo. 2010. The new Linux perf tools. In Linux Kongress. 18, 1\u201342.","journal-title":"Linux Kongress."},{"key":"e_1_3_2_1_13_1","unstructured":"Gengwu Du. 2022. Evaluating a RISC-V processor running Benchmarks using the QEMU Virtual Platform tool.."},{"key":"e_1_3_2_1_14_1","doi-asserted-by":"publisher","DOI":"10.1109\/12.931892"},{"key":"e_1_3_2_1_15_1","unstructured":"Alexis Friedrich Engelke. 2021. Optimizing Performance Using Dynamic Code Generation. Ph. D. Dissertation. Technische Universit\u00e4t M\u00fcnchen."},{"key":"e_1_3_2_1_16_1","first-page":"1","article-title":"The structure and performance of efficient interpreters","volume":"5","author":"Anton Ertl M","year":"2003","unstructured":"M Anton Ertl and David Gregg. 2003. The structure and performance of efficient interpreters. Journal of Instruction-Level Parallelism, 5 (2003), 1\u201325.","journal-title":"Journal of Instruction-Level Parallelism"},{"key":"e_1_3_2_1_17_1","doi-asserted-by":"publisher","DOI":"10.1006\/jagm.2000.1095"},{"key":"e_1_3_2_1_18_1","doi-asserted-by":"publisher","DOI":"10.1007\/11688839_20"},{"key":"e_1_3_2_1_19_1","doi-asserted-by":"publisher","DOI":"10.1145\/2259016.2259030"},{"key":"e_1_3_2_1_20_1","doi-asserted-by":"publisher","DOI":"10.1109\/ICS51289.2020.00051"},{"key":"e_1_3_2_1_21_1","doi-asserted-by":"publisher","DOI":"10.1145\/2398857.2384630"},{"key":"e_1_3_2_1_22_1","unstructured":"Yusuke Izawa Hidehiko Masuhara and Carl Friedrich Bolz-Tereick. 2022. Two-level just-in-time compilation with one interpreter and one engine. arXiv preprint arXiv:2201.09268."},{"key":"e_1_3_2_1_23_1","doi-asserted-by":"publisher","DOI":"10.1145\/2541228.2541229"},{"key":"e_1_3_2_1_24_1","first-page":"1","article-title":"RISC-V offers simple, modular ISA","volume":"1","author":"Kanter David","year":"2016","unstructured":"David Kanter. 2016. RISC-V offers simple, modular ISA. Microprocessor Report, 1 (2016), 1\u20135.","journal-title":"Microprocessor Report"},{"key":"e_1_3_2_1_25_1","doi-asserted-by":"publisher","DOI":"10.1002\/spe.384"},{"key":"e_1_3_2_1_26_1","doi-asserted-by":"publisher","DOI":"10.1145\/301631.301667"},{"key":"e_1_3_2_1_27_1","doi-asserted-by":"publisher","DOI":"10.1109\/WSCAD.2018.00041"},{"key":"e_1_3_2_1_28_1","doi-asserted-by":"publisher","DOI":"10.1145\/1250734.1250746"},{"key":"e_1_3_2_1_29_1","volume-title":"The Java HotSpot Server Compiler. In Java Virtual Machine Research and Technology Symposium (JVM 01)","author":"Paleczny Michael","year":"2001","unstructured":"Michael Paleczny, Christopher Vick, and Cliff Click. 2001. The Java HotSpot Server Compiler. In Java Virtual Machine Research and Technology Symposium (JVM 01)."},{"key":"e_1_3_2_1_30_1","doi-asserted-by":"publisher","DOI":"10.1109\/CGO.2019.8661201"},{"key":"e_1_3_2_1_31_1","volume-title":"2nd Workshop on Architectural and Microarchitectural Support for Binary Translation (AMAS-BT\u201909)","author":"Payer Mathias","year":"2009","unstructured":"Mathias Payer and Thomas Gross. 2009. Fast binary translation: Translation efficiency and runtime efficiency. In 2nd Workshop on Architectural and Microarchitectural Support for Binary Translation (AMAS-BT\u201909), Austin, Texas, USA."},{"key":"e_1_3_2_1_32_1","doi-asserted-by":"publisher","DOI":"10.1145\/330249.330250"},{"key":"e_1_3_2_1_33_1","volume-title":"UKUUG Linux Developer\u2019s Conference.","author":"Probst Mark","year":"2002","unstructured":"Mark Probst. 2002. Dynamic binary translation. In UKUUG Linux Developer\u2019s Conference. 2002."},{"key":"e_1_3_2_1_34_1","doi-asserted-by":"publisher","DOI":"10.1109\/ICCAD51958.2021.9643546"},{"volume-title":"Companion to the 21st ACM SIGPLAN symposium on Object-oriented programming systems, languages, and applications. 944\u2013953.","author":"Rigo Armin","key":"e_1_3_2_1_35_1","unstructured":"Armin Rigo and Samuele Pedroni. 2006. PyPy\u2019s approach to virtual machine construction. In Companion to the 21st ACM SIGPLAN symposium on Object-oriented programming systems, languages, and applications. 944\u2013953."},{"key":"e_1_3_2_1_36_1","volume-title":"Souper: A synthesizing superoptimizer. arXiv preprint arXiv:1711.04422.","author":"Sasnauskas Raimondas","year":"2017","unstructured":"Raimondas Sasnauskas, Yang Chen, Peter Collingbourne, Jeroen Ketema, Gratian Lup, Jubi Taneja, and John Regehr. 2017. Souper: A synthesizing superoptimizer. arXiv preprint arXiv:1711.04422."},{"key":"e_1_3_2_1_37_1","doi-asserted-by":"publisher","DOI":"10.1145\/2380403.2380419"},{"key":"e_1_3_2_1_38_1","doi-asserted-by":"publisher","DOI":"10.1145\/1328195.1328197"},{"key":"e_1_3_2_1_39_1","doi-asserted-by":"publisher","DOI":"10.1109\/ICIS.2013.6607886"},{"key":"e_1_3_2_1_40_1","doi-asserted-by":"publisher","DOI":"10.1145\/3237009.3237018"},{"key":"e_1_3_2_1_41_1","unstructured":"Andreas Markus W\u00e4lchli Oscar Nierstrasz and Olivier Fl\u00fcckiger. 2020. A Sampling Profiler for a JIT Compiler."},{"key":"e_1_3_2_1_42_1","doi-asserted-by":"publisher","DOI":"10.1145\/13310.13338"},{"key":"e_1_3_2_1_43_1","volume-title":"The RISC-V instruction set manual. Volume I: User-Level ISA","author":"Waterman Andrew","year":"2014","unstructured":"Andrew Waterman, Yunsup Lee, David A Patterson, and Krste Asanovic. 2014. The RISC-V instruction set manual. Volume I: User-Level ISA\u2019, version, 2 (2014), 1\u201379."},{"volume-title":"Emulator Speed-up Using JIT and LLVM. Department of Computer Science","author":"Wennborg Hans","key":"e_1_3_2_1_44_1","unstructured":"Hans Wennborg, Krister Walfridsson, ARM Sweden, and Jonas Skeppstedt. 2010. Emulator Speed-up Using JIT and LLVM. Department of Computer Science, Faculty of Engineering, LTH, Lund University."},{"key":"e_1_3_2_1_45_1","doi-asserted-by":"publisher","DOI":"10.1145\/307418.307509"},{"key":"e_1_3_2_1_46_1","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2002.1043339"}],"event":{"name":"VMIL '24: 16th ACM SIGPLAN International Workshop on Virtual Machines and Intermediate Languages","sponsor":["SIGPLAN SIGPLAN","SIGAda SIGAda"],"location":"Pasadena CA USA","acronym":"VMIL '24"},"container-title":["Proceedings of the 16th ACM SIGPLAN International Workshop on Virtual Machines and Intermediate Languages"],"original-title":[],"link":[{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/3689490.3690399","content-type":"unspecified","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/dl.acm.org\/doi\/pdf\/10.1145\/3689490.3690399","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,6,19]],"date-time":"2025-06-19T00:05:46Z","timestamp":1750291546000},"score":1,"resource":{"primary":{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/3689490.3690399"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2024,10,17]]},"references-count":45,"alternative-id":["10.1145\/3689490.3690399","10.1145\/3689490"],"URL":"https:\/\/doi.org\/10.1145\/3689490.3690399","relation":{},"subject":[],"published":{"date-parts":[[2024,10,17]]},"assertion":[{"value":"2024-10-17","order":3,"name":"published","label":"Published","group":{"name":"publication_history","label":"Publication History"}}]}}