{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,3,18]],"date-time":"2026-03-18T14:09:23Z","timestamp":1773842963059,"version":"3.50.1"},"publisher-location":"New York, NY, USA","reference-count":62,"publisher":"ACM","license":[{"start":{"date-parts":[[2024,11,4]],"date-time":"2024-11-04T00:00:00Z","timestamp":1730678400000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/www.acm.org\/publications\/policies\/copyright_policy#Background"}],"funder":[{"DOI":"10.13039\/100000001","name":"NSF (National Science Foundation)","doi-asserted-by":"publisher","award":["CNS-1704742"],"award-info":[{"award-number":["CNS-1704742"]}],"id":[{"id":"10.13039\/100000001","id-type":"DOI","asserted-by":"publisher"}]}],"content-domain":{"domain":["dl.acm.org"],"crossmark-restriction":true},"short-container-title":[],"published-print":{"date-parts":[[2024,11,4]]},"DOI":"10.1145\/3694715.3695968","type":"proceedings-article","created":{"date-parts":[[2024,11,15]],"date-time":"2024-11-15T19:28:18Z","timestamp":1731698898000},"page":"79-94","update-policy":"https:\/\/doi.org\/10.1145\/crossmark-policy","source":"Crossref","is-referenced-by-count":22,"title":["Tiered Memory Management: Access Latency is the Key!"],"prefix":"10.1145","author":[{"ORCID":"https:\/\/orcid.org\/0000-0002-6659-1224","authenticated-orcid":false,"given":"Midhul","family":"Vuppalapati","sequence":"first","affiliation":[{"name":"Cornell University, Ithaca, NY, US"}]},{"ORCID":"https:\/\/orcid.org\/0000-0001-6731-9938","authenticated-orcid":false,"given":"Rachit","family":"Agarwal","sequence":"additional","affiliation":[{"name":"Cornell University, Ithaca, NY, US"}]}],"member":"320","published-online":{"date-parts":[[2024,11,15]]},"reference":[{"key":"e_1_3_2_1_1_1","volume-title":"Wenisch","author":"Agarwal Neha","year":"2017","unstructured":"Neha Agarwal and Thomas F. Wenisch. 2017. Thermostat: Application-Transparent Page Management for Two-Tiered Main Memory. In ACM ASPLOS."},{"key":"e_1_3_2_1_2_1","volume-title":"Gautam Kumar, Sylvia Ratnasamy, David Culler, and Amin Vahdat.","author":"Agarwal Saksham","year":"2022","unstructured":"Saksham Agarwal, Rachit Agarwal, Behnam Montazeri, Masoud Moshref, Khaled Elmeleegy, Luigi Rizzo, Marc Asher de Kruijf, Gautam Kumar, Sylvia Ratnasamy, David Culler, and Amin Vahdat. 2022. Understanding Host Interconnect Congestion. In ACM HotNets."},{"key":"e_1_3_2_1_3_1","doi-asserted-by":"crossref","unstructured":"Saksham Agarwal Arvind Krishnamurthy and Rachit Agarwal. 2023. Host Congestion Control. In ACM SIGCOMM.","DOI":"10.1145\/3603269.3604878"},{"key":"e_1_3_2_1_4_1","unstructured":"AMD. 2024. Performance Monitor Counters for AMD Family 1Ah Model 00h0Fh Processors. https:\/\/www.amd.com\/content\/dam\/amd\/en\/documents\/epyc-technical-docs\/programmer-references\/58550-0.01.pdf."},{"key":"e_1_3_2_1_5_1","unstructured":"Scott Beamer. 2023. GAPBS PageRank Implementation. https:\/\/github.com\/sbeamer\/gapbs\/blob\/master\/src\/pr.cc."},{"key":"e_1_3_2_1_6_1","doi-asserted-by":"crossref","unstructured":"William Bolosky Robert Fitzgerald and Michael Scott. 1989. Simple But Effective Techniques for NUMA Memory Management. In ACM SOSP.","DOI":"10.1145\/74850.74854"},{"key":"e_1_3_2_1_7_1","unstructured":"Timothy Brecht. 1993. On The Importance of Parallel Application Placement in NUMA Multiprocessors. In USENIX SEDMS."},{"key":"e_1_3_2_1_8_1","volume-title":"PARTIES: QoS-Aware Resource Partitioning for Multiple Interactive Services. In ACM ASPLOS.","author":"Chen Shuang","year":"2019","unstructured":"Shuang Chen, Christina Delimitrou, and Jos\u00e9 F Mart\u00ednez. 2019. PARTIES: QoS-Aware Resource Partitioning for Multiple Interactive Services. In ACM ASPLOS."},{"key":"e_1_3_2_1_9_1","doi-asserted-by":"publisher","DOI":"10.1145\/3132402.3132404"},{"key":"e_1_3_2_1_10_1","doi-asserted-by":"crossref","unstructured":"Debendra Das Sharma Robert Blankenship and Daniel Berger. 2024. An Introduction to the Compute Express Link (CXL) Interconnect. In ACM CSUR.","DOI":"10.1145\/3669900"},{"key":"e_1_3_2_1_11_1","volume-title":"Traffic Management: A Holistic Approach to Memory Placement on NUMA Systems. In ACM ASPLOS.","author":"Dashti Mohammad","year":"2013","unstructured":"Mohammad Dashti, Alexandra Fedorova, Justin Funston, Fabien Gaud, Renaud Lachaize, Baptiste Lepers, Vivien Quema, and Mark Roth. 2013. Traffic Management: A Holistic Approach to Memory Placement on NUMA Systems. In ACM ASPLOS."},{"key":"e_1_3_2_1_12_1","doi-asserted-by":"crossref","unstructured":"Padmapriya Duraisamy Wei Xu Scott Hare Ravi Rajwar David Culler Zhiyi Xu Jianing Fan Christopher Kennelly Bill McCloskey Danijela Mijailovic Brian Morris Chiranjit Mukherjee Jingliang Ren Greg Thelen Paul Turner Carlos Villavieja Parthasarathy Ranganathan and Amin Vahdat. 2023. Towards an Adaptable Aystems Architecture for Memory Tiering at Warehouse-Scale. In ACM ASPLOS.","DOI":"10.1145\/3582016.3582031"},{"key":"e_1_3_2_1_13_1","volume-title":"Onur Mutlu, and Yale N Patt.","author":"Ebrahimi Eiman","year":"2010","unstructured":"Eiman Ebrahimi, Chang Joo Lee, Onur Mutlu, and Yale N Patt. 2010. Fairness via Source Throttling: A Configurable and High-Performance Fairness Substrate for Multi-Core Memory Systems. In ACM ASPLOS."},{"key":"e_1_3_2_1_14_1","volume-title":"Improving Memory Scheduling via Processor-Side Load Criticality Information","author":"Ghose Saugata","unstructured":"Saugata Ghose, Hyodong Lee, and Jose F Martinez. 2013. Improving Memory Scheduling via Processor-Side Load Criticality Information. In IEEE\/ACM ISCA."},{"key":"e_1_3_2_1_15_1","volume-title":"Bi-Modal DRAM Cache: Improving Hit Rate, Hit Latency and Bandwidth","author":"Gulur Nagendra","unstructured":"Nagendra Gulur, Mahesh Mehendale, R Manikantan, and R Govindarajan. 2014. Bi-Modal DRAM Cache: Improving Hit Rate, Hit Latency and Bandwidth. In IEEE\/ACM MICRO."},{"key":"e_1_3_2_1_16_1","unstructured":"Ying Huang. 2022. [PATCH -V4 0\/3] Memory Tiering: Hot Page Selection. https:\/\/lwn.net\/ml\/linux-kernel\/20220622083519.708236-1-ying.huang@intel.com\/."},{"key":"e_1_3_2_1_17_1","unstructured":"Intel. 2017. Intel Xeon Processor Scalable Memory Family Uncore Performance Monitoring. https:\/\/kib.kiev.ua\/x86docs\/Intel\/PerfMon\/336274-001.pdf."},{"key":"e_1_3_2_1_18_1","unstructured":"Intel. 2021. 3rd Gen Intel Xeon Processor Scalable Family Codename Ice Lake Uncore Performance Monitoring. https:\/\/cdrdv2-public.intel.com\/679093\/639778%20ICX%20UPG%20v1.pdf."},{"key":"e_1_3_2_1_19_1","unstructured":"Intel. 2024. Intel Xeon CPU Max Series. https:\/\/www.intel.com\/content\/www\/us\/en\/products\/details\/processors\/xeon\/max-series.html."},{"key":"e_1_3_2_1_20_1","unstructured":"Intel. 2024. Sapphire Rapids (SPR) Uncore Events. https:\/\/github.com\/intel\/perfmon\/blob\/main\/SPR\/events\/sapphirerapids_uncore_experimental.json."},{"key":"e_1_3_2_1_21_1","doi-asserted-by":"crossref","unstructured":"Ravi Iyer Li Zhao Fei Guo Ramesh Illikkal Srihari Makineni Don Newell Yan Solihin Lisa Hsu and Steve Reinhardt. 2007. QoS Policies and Architecture for Cache\/Memory in CMP Platforms. In ACM SIGMETRICS.","DOI":"10.1145\/1254882.1254886"},{"key":"e_1_3_2_1_22_1","volume-title":"Unison Cache: A Scalable and Effective Die-Stacked DRAM Cache","author":"Jevdjic Djordje","year":"2014","unstructured":"Djordje Jevdjic, Gabriel H Loh, Cansu Kaynak, and Babak Falsafi. 2014. Unison Cache: A Scalable and Effective Die-Stacked DRAM Cache. In IEEE\/ACM ISCA."},{"key":"e_1_3_2_1_23_1","volume-title":"HeteroOS: OS Design for Heterogeneous Memory Management in Datacenter","author":"Kannan Sudarsun","unstructured":"Sudarsun Kannan, Ada Gavrilovska, Vishal Gupta, and Karsten Schwan. 2017. HeteroOS: OS Design for Heterogeneous Memory Management in Datacenter. In IEEE\/ACM ISCA."},{"key":"e_1_3_2_1_24_1","unstructured":"Jonghyeon Kim Wonkyo Choe and Jeongseob Ahn. 2021. Exploring the Design Space of Page Management for Multi-Tiered Memory Systems. In USENIX ATC."},{"key":"e_1_3_2_1_25_1","volume-title":"ATLAS: A Scalable and High-Performance Scheduling Algorithm for Multiple Memory Controllers","author":"Kim Yoongu","year":"2010","unstructured":"Yoongu Kim, Dongsu Han, Onur Mutlu, and Mor Harchol-Balter. 2010. ATLAS: A Scalable and High-Performance Scheduling Algorithm for Multiple Memory Controllers. In IEEE HPCA."},{"key":"e_1_3_2_1_26_1","volume-title":"Thread Cluster Memory Scheduling: Exploiting Differences in Memory Access Behavior","author":"Kim Yoongu","unstructured":"Yoongu Kim, Michael Papamichael, Onur Mutlu, and Mor Harchol-Balter. 2010. Thread Cluster Memory Scheduling: Exploiting Differences in Memory Access Behavior. In IEEE\/ACM ISCA."},{"key":"e_1_3_2_1_27_1","unstructured":"Aneesh KV Kumar. 2022. [PATCH v7 00\/12] mm\/demotion: Memory Tiers and Demotion. https:\/\/lwn.net\/ml\/linux-kernel\/20220622082513.467538-1-aneesh.kumar@linux.ibm.com\/."},{"key":"e_1_3_2_1_28_1","volume-title":"Patt","author":"Lee Chang Joo","year":"2010","unstructured":"Chang Joo Lee, Veynu Narasiman, Eiman Ebrahimi, Onur Mutlu, and Yale N. Patt. 2010. DRAM-Aware Last-Level Cache Writeback: Reducing Write-Caused Interference in Memory Systems. https:\/\/utw10235.utweb.utexas.edu\/people\/cjlee\/TR-HPS-2010-002.pdf."},{"key":"e_1_3_2_1_29_1","volume-title":"Changwoo Min, and Young Ik Eom.","author":"Lee Taehyung","year":"2023","unstructured":"Taehyung Lee, Sumit Kumar Monga, Changwoo Min, and Young Ik Eom. 2023. MEMTIS: Efficient Memory Tiering with Dynamic Page Classification and Page Size Determination. In ACM SOSP."},{"key":"e_1_3_2_1_30_1","unstructured":"Baptiste Lepers Vivien Quema and Alexandra Fedorova. 2015. Thread and Memory Placement on NUMA systems: Asymmetry Matters. In USENIX ATC."},{"key":"e_1_3_2_1_31_1","unstructured":"Baptiste Lepers and Willy Zwaenepoel. 2023. Johnny Cache: the End of DRAM Cache Conflicts (in Tiered Main Memory Systems). In USENIX OSDI."},{"key":"e_1_3_2_1_32_1","volume-title":"Pond: CXL-Based Memory Pooling Systems for Cloud Platforms. In ACM ASPLOS.","author":"Li Huaicheng","year":"2023","unstructured":"Huaicheng Li, Daniel S Berger, Lisa Hsu, Daniel Ernst, Pantea Zardoshti, Stanko Novakovic, Monish Shah, Samir Rajadnya, Scott Lee, Ishwar Agarwal, Mark D Hill, Marcus Fontoura, and Ricardo Bianchini. 2023. Pond: CXL-Based Memory Pooling Systems for Cloud Platforms. In ACM ASPLOS."},{"key":"e_1_3_2_1_33_1","volume-title":"Efficiently Enabling Conventional Block Sizes for Very Large Die-Stacked DRAM Caches. In IEEE\/ACM MICRO.","author":"Loh Gabriel H","year":"2011","unstructured":"Gabriel H Loh and Mark D Hill. 2011. Efficiently Enabling Conventional Block Sizes for Very Large Die-Stacked DRAM Caches. In IEEE\/ACM MICRO."},{"key":"e_1_3_2_1_34_1","doi-asserted-by":"crossref","unstructured":"Zoltan Majo and Thomas R Gross. 2011. Memory System Performance in a NUMA Multicore Multiprocessor. In ACM SYSTOR.","DOI":"10.1145\/1987816.1987832"},{"key":"e_1_3_2_1_35_1","volume-title":"TPP: Transparent Page Placement for CXL-Enabled Tiered-Memory. In ACM ASPLOS.","author":"Maruf Hasan Al","year":"2023","unstructured":"Hasan Al Maruf, Hao Wang, Abhishek Dhanotia, Johannes Weiner, Niket Agarwal, Pallab Bhattacharya, Chris Petersen, Mosharaf Chowdhury, Shobhit Kanaujia, and Prakash Chauhan. 2023. TPP: Transparent Page Placement for CXL-Enabled Tiered-Memory. In ACM ASPLOS."},{"key":"e_1_3_2_1_36_1","unstructured":"John McCalpin. 2023. The Evolution of Single-Core Bandwidth in Multicore Systems. https:\/\/sites.utexas.edu\/jdm4372\/2023\/12\/19\/the-evolution-of-single-core-bandwidth-in-multicore-systems-update\/."},{"key":"e_1_3_2_1_37_1","doi-asserted-by":"crossref","unstructured":"John D McCalpin. 2023. Bandwidth Limits in the Intel Xeon Max (Sapphire Rapids with HBM) Processors. In ISC High Performance.","DOI":"10.1007\/978-3-031-40843-4_30"},{"key":"e_1_3_2_1_38_1","unstructured":"Timothy Prickett Morgan. 2020. CXL And Gen-Z Iron Out A Coherent Interconnect Strategy. https:\/\/www.nextplatform.com\/2020\/04\/03\/cxl-and-gen-z-iron-out-a-coherent-interconnect-strategy\/."},{"key":"e_1_3_2_1_39_1","doi-asserted-by":"crossref","unstructured":"Thomas Moscibroda and Onur Mutlu. 2008. Distributed Order Scheduling and its Application to Multi-Core DRAM Controllers. In ACM PODC.","DOI":"10.1145\/1400751.1400799"},{"key":"e_1_3_2_1_40_1","volume-title":"Reducing Memory Interference in Multicore Systems via Application-Aware Memory Channel Partitioning","author":"Muralidhara Sai Prashanth","unstructured":"Sai Prashanth Muralidhara, Lavanya Subramanian, Onur Mutlu, Mahmut Kandemir, and Thomas Moscibroda. 2011. Reducing Memory Interference in Multicore Systems via Application-Aware Memory Channel Partitioning. In IEEE\/ACM ISCA."},{"key":"e_1_3_2_1_41_1","volume-title":"Memory Scaling: A Systems Architecture Perspective","author":"Mutlu Onur","year":"2013","unstructured":"Onur Mutlu. 2013. Memory Scaling: A Systems Architecture Perspective. In IEEE IMW."},{"key":"e_1_3_2_1_42_1","unstructured":"Onur Mutlu and Thomas Moscibroda. 2007. Memory Performance Attacks: Denial of Memory Service in Multi-Core Systems. In USENIX Security."},{"key":"e_1_3_2_1_43_1","volume-title":"Stall-Time Fair Memory Access Scheduling for Chip Multiprocessors","author":"Mutlu Onur","unstructured":"Onur Mutlu and Thomas Moscibroda. 2007. Stall-Time Fair Memory Access Scheduling for Chip Multiprocessors. In IEEE\/ACM MICRO."},{"key":"e_1_3_2_1_44_1","volume-title":"Parallelism-Aware Batch Scheduling: Enhancing Both Performance and Fairness of Shared DRAM Systems","author":"Mutlu Onur","unstructured":"Onur Mutlu and Thomas Moscibroda. 2008. Parallelism-Aware Batch Scheduling: Enhancing Both Performance and Fairness of Shared DRAM Systems. In IEEE\/ACM ISCA."},{"key":"e_1_3_2_1_45_1","volume-title":"Fair Queuing Memory Systems","author":"Nesbit Kyle J","unstructured":"Kyle J Nesbit, Nidhi Aggarwal, James Laudon, and James E Smith. 2006. Fair Queuing Memory Systems. In IEEE\/ACM MICRO."},{"key":"e_1_3_2_1_46_1","unstructured":"Dylan Patel Jeff Koch Tanj Bennett and Wega Chu. 2024. The Memory Wall: Past Present and Future of DRAM. https:\/\/www.semianalysis.com\/p\/the-memory-wall."},{"key":"e_1_3_2_1_47_1","volume-title":"Fundamental Latency Trade-Offs in Architecturing DRAM Caches: Outperforming Impractical SRAM-tags With a Simple and Practical Design","author":"Qureshi Moin","unstructured":"Moin Qureshi and Gabriel H Loh. 2012. Fundamental Latency Trade-Offs in Architecturing DRAM Caches: Outperforming Impractical SRAM-tags With a Simple and Practical Design. In IEEE\/ACM MICRO."},{"key":"e_1_3_2_1_48_1","unstructured":"Amanda Raybuck Tim Stamler Wei Zhang Mattan Erez and Simon Peter. 2021. HeMem: Scalable Tiered Memory Management for Big Data Applications and Real NVM. In ACM SOSP."},{"key":"e_1_3_2_1_49_1","volume-title":"Scaling and Performance Challenges of Future DRAM","author":"Shiratake Shigeru","unstructured":"Shigeru Shiratake. 2020. Scaling and Performance Challenges of Future DRAM. In IEEE IMW."},{"key":"e_1_3_2_1_50_1","volume-title":"A Mostly-Clean DRAM Cache for Effective Hit Speculation and Self-Balancing Dispatch","author":"Sim Jaewoong","unstructured":"Jaewoong Sim, Gabriel H Loh, Hyesoon Kim, Mike OConnor, and Mithuna Thottethodi. 2012. A Mostly-Clean DRAM Cache for Effective Hit Speculation and Self-Balancing Dispatch. In IEEE\/ACM MICRO."},{"key":"e_1_3_2_1_51_1","volume-title":"The Blacklisting Memory Scheduler: Achieving High Performance and Fairness at Low Cost","author":"Subramanian Lavanya","unstructured":"Lavanya Subramanian, Donghyuk Lee, Vivek Seshadri, Harsha Rastogi, and Onur Mutlu. 2014. The Blacklisting Memory Scheduler: Achieving High Performance and Fairness at Low Cost. In IEEE ICCD."},{"key":"e_1_3_2_1_52_1","volume-title":"The Application Slowdown Model: Quantifying and Controlling the Impact of Inter-Application Interference at Shared Caches and Main Memory","author":"Subramanian Lavanya","unstructured":"Lavanya Subramanian, Vivek Seshadri, Arnab Ghosh, Samira Khan, and Onur Mutlu. 2015. The Application Slowdown Model: Quantifying and Controlling the Impact of Inter-Application Interference at Shared Caches and Main Memory. In IEEE\/ACM MICRO."},{"key":"e_1_3_2_1_53_1","volume-title":"MISE: Providing Performance Predictability and Improving Fairness in Shared Main Memory Systems","author":"Subramanian Lavanya","year":"2013","unstructured":"Lavanya Subramanian, Vivek Seshadri, Yoongu Kim, Ben Jaiyen, and Onur Mutlu. 2013. MISE: Providing Performance Predictability and Improving Fairness in Shared Main Memory Systems. In IEEE HPCA."},{"key":"e_1_3_2_1_54_1","volume-title":"Tianyin Xu, and Nam Sung Kim.","author":"Sun Yan","year":"2023","unstructured":"Yan Sun, Yifan Yuan, Zeduo Yu, Reese Kuper, Chihun Song, Jinghan Huang, Houxiang Ji, Siddharth Agarwal, Jiaqi Lou, Ipoom Jeong, Ren Wang, Jung Ho Ahn, Tianyin Xu, and Nam Sung Kim. 2023. Demystifying CXL Memory with Genuine CXL-Ready Systems and Devices. In IEEE\/ACM MICRO."},{"key":"e_1_3_2_1_55_1","volume-title":"Scalable Cache Miss Handling for High Memory-Level Parallelism","author":"Tuck James","unstructured":"James Tuck, Luis Ceze, and Josep Torrellas. 2006. Scalable Cache Miss Handling for High Memory-Level Parallelism. In IEEE\/ACM MICRO."},{"key":"e_1_3_2_1_56_1","doi-asserted-by":"crossref","unstructured":"Ben Verghese Scott Devine Anoop Gupta and Mendel Rosenblum. 1996. Operating System Support for Improving Data Locality on CC-NUMA Compute Servers. In ACM ASPLOS.","DOI":"10.1145\/237090.237205"},{"key":"e_1_3_2_1_57_1","doi-asserted-by":"crossref","unstructured":"Midhul Vuppalapati and Rachit Agarwal. 2024. Tiered Memory Management: Access Latency is the Key! (Extended Version). https:\/\/github.com\/host-architecture\/colloid.","DOI":"10.1145\/3694715.3695968"},{"key":"e_1_3_2_1_58_1","doi-asserted-by":"crossref","unstructured":"Midhul Vuppalapati Saksham Agarwal Henry N Schuh Baris Kasikci Arvind Krishnamurthy and Rachit Agarwal. 2024. Understanding the Host Network. In ACM SIGCOMM.","DOI":"10.1145\/3651890.3672271"},{"key":"e_1_3_2_1_59_1","volume-title":"Jung Ho Ahn, and Nam Sung Kim","author":"Wang Hao","year":"2015","unstructured":"Hao Wang, Chang-Jae Park, Gyung-su Byun, Jung Ho Ahn, and Nam Sung Kim. 2015. Alloy: Parallel-Serial Memory Channel Architecture for Single-Chip Heterogeneous Processor Systems. In IEEE HPCA."},{"key":"e_1_3_2_1_60_1","volume-title":"Nomad: Non-Exclusive Memory Tiering via Transactional Page Migration. In USENIX OSDI.","author":"Xiang Lingfeng","year":"2024","unstructured":"Lingfeng Xiang, Zhen Lin, Weishu Deng, Hui Lu, Jia Rao, Yifan Yuan, and Ren Wang. 2024. Nomad: Non-Exclusive Memory Tiering via Transactional Page Migration. In USENIX OSDI."},{"key":"e_1_3_2_1_61_1","doi-asserted-by":"crossref","unstructured":"Zi Yan Daniel Lustig David Nellans and Abhishek Bhattacharjee. 2019. Nimble Page Management for Tiered Memory Systems. In ACM ASPLOS.","DOI":"10.1145\/3297858.3304024"},{"key":"e_1_3_2_1_62_1","unstructured":"Yuhong Zhong Daniel S Berger Carl Waldspurger Ishwar Agarwal Rajat Agarwal Frank Hady Karthik Kumar Mark D Hill Mosharaf Chowdhury and Asaf Cidon. 2024. Managing Memory Tiers with CXL in Virtualized Environments. In USENIX OSDI."}],"event":{"name":"SOSP '24: ACM SIGOPS 30th Symposium on Operating Systems Principles","location":"Austin TX USA","acronym":"SOSP '24","sponsor":["SIGOPS ACM Special Interest Group on Operating Systems","USENIX"]},"container-title":["Proceedings of the ACM SIGOPS 30th Symposium on Operating Systems Principles"],"original-title":[],"link":[{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/3694715.3695968","content-type":"unspecified","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/dl.acm.org\/doi\/pdf\/10.1145\/3694715.3695968","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,6,19]],"date-time":"2025-06-19T00:05:48Z","timestamp":1750291548000},"score":1,"resource":{"primary":{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/3694715.3695968"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2024,11,4]]},"references-count":62,"alternative-id":["10.1145\/3694715.3695968","10.1145\/3694715"],"URL":"https:\/\/doi.org\/10.1145\/3694715.3695968","relation":{},"subject":[],"published":{"date-parts":[[2024,11,4]]},"assertion":[{"value":"2024-11-15","order":3,"name":"published","label":"Published","group":{"name":"publication_history","label":"Publication History"}}]}}