{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,5,5]],"date-time":"2026-05-05T04:16:47Z","timestamp":1777954607181,"version":"3.51.4"},"publisher-location":"New York, NY, USA","reference-count":61,"publisher":"ACM","funder":[{"DOI":"10.13039\/501100006374","name":"Natural Sciences and Engineering Research Council of Canada","doi-asserted-by":"publisher","award":["CRDPJ 539431-19, DGECR-2019-00048, RGPIN-2019-04227"],"award-info":[{"award-number":["CRDPJ 539431-19, DGECR-2019-00048, RGPIN-2019-04227"]}],"id":[{"id":"10.13039\/501100006374","id-type":"DOI","asserted-by":"publisher"}]},{"DOI":"10.13039\/501100006374","name":"Canada Foundation for Innovation","doi-asserted-by":"publisher","award":["38512"],"award-info":[{"award-number":["38512"]}],"id":[{"id":"10.13039\/501100006374","id-type":"DOI","asserted-by":"publisher"}]}],"content-domain":{"domain":["dl.acm.org"],"crossmark-restriction":true},"short-container-title":[],"published-print":{"date-parts":[[2025,7,16]]},"DOI":"10.1145\/3694906.3743314","type":"proceedings-article","created":{"date-parts":[[2025,7,16]],"date-time":"2025-07-16T16:19:56Z","timestamp":1752682796000},"page":"413-428","update-policy":"https:\/\/doi.org\/10.1145\/crossmark-policy","source":"Crossref","is-referenced-by-count":0,"title":["Persistent HyTM via Fast Path Fine-Grained Locking"],"prefix":"10.1145","author":[{"ORCID":"https:\/\/orcid.org\/0000-0001-5203-1923","authenticated-orcid":false,"given":"Gaetano","family":"Coccimiglio","sequence":"first","affiliation":[{"name":"University of Waterloo, Waterloo, Ontario, Canada"}]},{"ORCID":"https:\/\/orcid.org\/0000-0002-0074-1031","authenticated-orcid":false,"given":"Trevor","family":"Brown","sequence":"additional","affiliation":[{"name":"University of Waterloo, Waterloo, Ontario, Canada"}]},{"ORCID":"https:\/\/orcid.org\/0000-0002-6536-9306","authenticated-orcid":false,"given":"Srivatsan","family":"Ravi","sequence":"additional","affiliation":[{"name":"University of Southern California, Los Angeles, California, USA"}]}],"member":"320","published-online":{"date-parts":[[2025,7,16]]},"reference":[{"key":"e_1_3_2_1_1_1","doi-asserted-by":"publisher","DOI":"10.1145\/3572848.3577495"},{"key":"e_1_3_2_1_2_1","doi-asserted-by":"publisher","DOI":"10.1007\/978-3-662-48653-5_41"},{"key":"e_1_3_2_1_3_1","doi-asserted-by":"publisher","DOI":"10.1145\/3087801.3087834"},{"key":"e_1_3_2_1_4_1","doi-asserted-by":"publisher","DOI":"10.14778\/3025111.3025122"},{"key":"e_1_3_2_1_5_1","doi-asserted-by":"publisher","DOI":"10.1145\/3332466.3374542"},{"key":"e_1_3_2_1_6_1","volume-title":"Cost of Concurrency in Hybrid Transactional Memory. In 31 International Symposium on Distributed Computing. Schloss Dagstuhl -- Leibniz Center for Informatics","author":"Brown Trevor","year":"2017","unstructured":"Trevor Brown and Srivatsan Ravi. 2017. Cost of Concurrency in Hybrid Transactional Memory. In 31 International Symposium on Distributed Computing. Schloss Dagstuhl -- Leibniz Center for Informatics, Wadern, Germany."},{"key":"e_1_3_2_1_7_1","volume-title":"19th USENIX Conference on File and Storage Technologies (FAST 21)","author":"Castro Daniel","year":"2021","unstructured":"Daniel Castro, Alexandro Baldassin, Jo\u00e3o Barreto, and Paolo Romano. 2021. SPHT: Scalable persistent hardware transactions. In 19th USENIX Conference on File and Storage Technologies (FAST 21). USENIX Association, USA, 155--169."},{"key":"e_1_3_2_1_8_1","doi-asserted-by":"publisher","DOI":"10.1016\/j.jpdc.2019.03.009"},{"key":"e_1_3_2_1_9_1","doi-asserted-by":"publisher","DOI":"10.1145\/1755913.1755918"},{"key":"e_1_3_2_1_10_1","unstructured":"F\u00e9lix Cloutier. 2025. CLWB --- Cache Line Write Back. https:\/\/www.felixcloutier.com\/x86\/clwb."},{"key":"e_1_3_2_1_11_1","unstructured":"F\u00e9lix Cloutier. 2025. WBINVD --- Write Back and Invalidate Cache. https:\/\/www.felixcloutier.com\/x86\/wbinvd."},{"key":"e_1_3_2_1_12_1","doi-asserted-by":"publisher","DOI":"10.1145\/1961295.1950380"},{"key":"e_1_3_2_1_13_1","doi-asserted-by":"publisher","DOI":"10.1145\/3490148.3538568"},{"key":"e_1_3_2_1_14_1","doi-asserted-by":"publisher","DOI":"10.1145\/3133891"},{"key":"e_1_3_2_1_15_1","unstructured":"Intel Corporation. 2017. Intel Optane Persistent Memory. Available at: https:\/\/www.intel.com\/content\/www\/us\/en\/architecture-and-technology\/optane-dc-persistent-memory."},{"key":"e_1_3_2_1_16_1","unstructured":"Intel Corporation. 2018. Persistent Memory Development Kit. https:\/\/pmem.io\/pmdk\/."},{"key":"e_1_3_2_1_17_1","unstructured":"Intel Corporation. 2020. Build Persistent Memory Applications with Reliability Availability and Serviceability. https:\/\/www.intel.com\/content\/www\/us\/en\/developer\/articles\/technical\/build-pmem-apps-with-ras.html."},{"key":"e_1_3_2_1_18_1","unstructured":"Intel Corporation. 2020. Intel Xeon Gold 5220R Processor Specifications. https:\/\/www.intel.com\/content\/www\/us\/en\/products\/sku\/199354\/intel-xeon-gold-5220r-processor-35-75m-cache-2-20-ghz\/specifications.html."},{"key":"e_1_3_2_1_19_1","unstructured":"Intel Corporation. 2021. eADR for Persistent Memory. https:\/\/www.intel.com\/content\/www\/us\/en\/developer\/articles\/technical\/eadr-new-opportunities-for-persistent-memory-applications.html."},{"key":"e_1_3_2_1_20_1","unstructured":"Intel Corporation. 2021. Intel Transactional Synchronization Extensions. https:\/\/www.intel.com\/content\/www\/us\/en\/support\/articles\/000059422\/processors.html."},{"key":"e_1_3_2_1_21_1","doi-asserted-by":"publisher","DOI":"10.1145\/3210377.3210392"},{"key":"e_1_3_2_1_22_1","doi-asserted-by":"publisher","DOI":"10.1145\/3342195.3387515"},{"key":"e_1_3_2_1_23_1","doi-asserted-by":"publisher","DOI":"10.1145\/1961295.1950373"},{"key":"e_1_3_2_1_24_1","doi-asserted-by":"publisher","DOI":"10.1145\/1837853.1693464"},{"key":"e_1_3_2_1_25_1","doi-asserted-by":"publisher","DOI":"10.1145\/1168857.1168900"},{"key":"e_1_3_2_1_26_1","volume-title":"Proceedings of the 2018 USENIX Conference on Usenix Annual Technical Conference (Boston, MA, USA) (USENIX ATC '18). USENIX Association, USA, 373--385","author":"David Tudor","year":"2018","unstructured":"Tudor David, Aleksandar Dragojevi\u0107, Rachid Guerraoui, and Igor Zablotchi. 2018. Log-Free Concurrent Data Structures. In Proceedings of the 2018 USENIX Conference on Usenix Annual Technical Conference (Boston, MA, USA) (USENIX ATC '18). USENIX Association, USA, 373--385."},{"key":"e_1_3_2_1_27_1","doi-asserted-by":"publisher","DOI":"10.1007\/11864219_14"},{"key":"e_1_3_2_1_28_1","unstructured":"Robert Ennals and Robert Ennals. 2006. Software transactional memory should not be obstruction-free. Technical Report. Technical Report IRC-TR-06-052 Intel Research Cambridge Tech Report."},{"key":"e_1_3_2_1_29_1","doi-asserted-by":"publisher","DOI":"10.1145\/1345206.1345241"},{"key":"e_1_3_2_1_30_1","doi-asserted-by":"publisher","DOI":"10.1145\/1233307.1233309"},{"key":"e_1_3_2_1_31_1","doi-asserted-by":"publisher","DOI":"10.1145\/3385412.3386031"},{"key":"e_1_3_2_1_32_1","doi-asserted-by":"publisher","DOI":"10.1145\/3178487.3178490"},{"key":"e_1_3_2_1_33_1","doi-asserted-by":"publisher","DOI":"10.1145\/3453483.3454105"},{"key":"e_1_3_2_1_34_1","doi-asserted-by":"publisher","DOI":"10.1145\/3385412.3385991"},{"key":"e_1_3_2_1_35_1","volume-title":"2019 USENIX Annual Technical Conference (USENIX ATC 19)","author":"Gu Jinyu","year":"2019","unstructured":"Jinyu Gu, Qianqian Yu, Xiayang Wang, Zhaoguo Wang, Binyu Zang, Haibing Guan, and Haibo Chen. 2019. Pisces: A scalable and efficient persistent transactional memory. In 2019 USENIX Annual Technical Conference (USENIX ATC 19). USENIX Association, United States, 913--928."},{"key":"e_1_3_2_1_36_1","doi-asserted-by":"publisher","DOI":"10.1007\/978-3-031-02002-5"},{"key":"e_1_3_2_1_37_1","volume-title":"Transactional memory","author":"Harris Tim","unstructured":"Tim Harris, James Larus, and Ravi Rajwar. 2022. Transactional memory. Springer Nature, Berlin, Heidelberg."},{"key":"e_1_3_2_1_38_1","doi-asserted-by":"publisher","DOI":"10.1145\/1810479.1810540"},{"key":"e_1_3_2_1_39_1","doi-asserted-by":"publisher","DOI":"10.1145\/165123.165164"},{"key":"e_1_3_2_1_40_1","doi-asserted-by":"publisher","DOI":"10.1007\/978-3-662-53426-7_23"},{"key":"e_1_3_2_1_41_1","doi-asserted-by":"publisher","DOI":"10.1109\/MICRO50266.2020.00051"},{"key":"e_1_3_2_1_42_1","doi-asserted-by":"publisher","DOI":"10.1109\/ISCA.2018.00045"},{"key":"e_1_3_2_1_43_1","doi-asserted-by":"publisher","DOI":"10.1145\/3177754"},{"key":"e_1_3_2_1_44_1","doi-asserted-by":"publisher","DOI":"10.1145\/3473568"},{"key":"e_1_3_2_1_45_1","doi-asserted-by":"publisher","DOI":"10.1145\/1122971.1123003"},{"key":"e_1_3_2_1_46_1","doi-asserted-by":"publisher","DOI":"10.1147\/JRD.2014.2380199"},{"key":"e_1_3_2_1_47_1","doi-asserted-by":"publisher","DOI":"10.1007\/978-3-030-34175-6_13"},{"key":"e_1_3_2_1_48_1","volume-title":"Proc. 4th ACM SIGPLAN Workshop on Transactional Computing. Association for Computing Machinery","author":"Lev Yossi","year":"2009","unstructured":"Yossi Lev, Victor Luchangco, Virendra Marathe, Mark Moir, Dan Nussbaum, and Marek Olszewski. 2009. Anatomy of a scalable software transactional memory. In Proc. 4th ACM SIGPLAN Workshop on Transactional Computing. Association for Computing Machinery, New York, NY, United States."},{"key":"e_1_3_2_1_49_1","doi-asserted-by":"publisher","DOI":"10.1145\/2775054.2694393"},{"key":"e_1_3_2_1_50_1","volume-title":"2008 IEEE International Symposium on Workload Characterization. IEEE, IEEE, New Jersey, United States, 35--46","author":"Minh Chi Cao","year":"2008","unstructured":"Chi Cao Minh, JaeWoong Chung, Christos Kozyrakis, and Kunle Olukotun. 2008. STAMP: Stanford transactional applications for multi-processing. In 2008 IEEE International Symposium on Workload Characterization. IEEE, IEEE, New Jersey, United States, 35--46."},{"key":"e_1_3_2_1_51_1","volume-title":"Second ACM SIGPLAN Workshop on Transactional Computing.","author":"Nussbaum Dan","year":"2007","unstructured":"Dan Nussbaum, Yosef Lev, and Mark Moir. 2007. PhTM: Phased transactional memory. In Second ACM SIGPLAN Workshop on Transactional Computing."},{"key":"e_1_3_2_1_52_1","doi-asserted-by":"publisher","DOI":"10.1109\/TPDS.2024.3492336"},{"key":"e_1_3_2_1_53_1","doi-asserted-by":"publisher","DOI":"10.1109\/MICRO.2001.991127"},{"key":"e_1_3_2_1_54_1","doi-asserted-by":"publisher","DOI":"10.1145\/3627535.3638472"},{"key":"e_1_3_2_1_55_1","doi-asserted-by":"publisher","DOI":"10.1145\/3437801.3441586"},{"key":"e_1_3_2_1_56_1","doi-asserted-by":"publisher","DOI":"10.1145\/1989493.1989501"},{"key":"e_1_3_2_1_57_1","doi-asserted-by":"publisher","DOI":"10.1145\/224964.224987"},{"key":"e_1_3_2_1_58_1","doi-asserted-by":"publisher","DOI":"10.1145\/1961295.1950379"},{"key":"e_1_3_2_1_59_1","doi-asserted-by":"publisher","DOI":"10.1145\/3503221.3508436"},{"key":"e_1_3_2_1_60_1","doi-asserted-by":"publisher","DOI":"10.1145\/3575693.3575696"},{"key":"e_1_3_2_1_61_1","doi-asserted-by":"publisher","DOI":"10.1145\/3360554"}],"event":{"name":"SPAA '25: 37th ACM Symposium on Parallelism in Algorithms and Architectures","location":"Portland OR USA","acronym":"SPAA '25","sponsor":["SIGACT ACM Special Interest Group on Algorithms and Computation Theory","SIGARCH ACM Special Interest Group on Computer Architecture","EATCS European Association for Theoretical Computer Science"]},"container-title":["Proceedings of the 37th ACM Symposium on Parallelism in Algorithms and Architectures"],"original-title":[],"link":[{"URL":"https:\/\/dl.acm.org\/doi\/pdf\/10.1145\/3694906.3743314","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2026,5,4]],"date-time":"2026-05-04T19:19:46Z","timestamp":1777922386000},"score":1,"resource":{"primary":{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/3694906.3743314"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2025,7,16]]},"references-count":61,"alternative-id":["10.1145\/3694906.3743314","10.1145\/3694906"],"URL":"https:\/\/doi.org\/10.1145\/3694906.3743314","relation":{},"subject":[],"published":{"date-parts":[[2025,7,16]]},"assertion":[{"value":"2025-07-16","order":3,"name":"published","label":"Published","group":{"name":"publication_history","label":"Publication History"}}]}}